blob: cce446f4cde8c499bdcbb95ad84157684f299c20 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
|
/**
* @file dma_config.h
* @author 100ask development team
* @brief
* @version 0.1
* @date 2022-06-16
*
* @copyright Copyright (c) 2022 Chongqing 100ASK Technology Co., LTD
*
*/
#ifndef __DMA_CONFIG_H__
#define __DMA_CONFIG_H__
#include <rtthread.h>
#ifdef __cplusplus
extern "C" {
#endif
/* DMA1 channel1 */
#if defined(BSP_ADC1_USING_DMA) && !defined(ADC1_DMA_INSTANCE)
#define ADC1_DMA_INSTANCE DMA1
#define ADC1_DMA_REQ DMA_REQ_DMA1_ADC1
#define ADC1_DMA_IRQ DMA1_CH1_IRQn
#define ADC1_DMA_IRQHandler DMA1_Channel1_IRQHandler
#define ADC1_DMA_RCC RCC_AHB1_PERIPH_DMA1
#elif defined(BSP_UART6_RX_USING_DMA) && !defined(UART6_RX_DMA_INSTANCE)
#define UART6_DMA_INSTANCE DMA1
#define UART6_RX_DMA_REQ DMA_REQ_DMA1_UART6_RX
#define UART6_RX_DMA_IRQ DMA1_CH1_IRQn
#define UART6_DMA_RX_IRQHandler DMA1_Channel1_IRQHandler
#define UART6_RX_DMA_RCC RCC_AHB1_PERIPH_DMA1
#endif
/* DMA1 channel2 */
#if defined(BSP_ADC2_USING_DMA) && !defined(ADC2_DMA_INSTANCE)
#define ADC2_DMA_INSTANCE DMA1
#define ADC2_DMA_REQ DMA_REQ_DMA1_ADC2
#define ADC2_DMA_IRQ DMA1_CH2_IRQn
#define ADC2_DMA_IRQHandler DMA1_Channel2_IRQHandler
#define ADC2_DMA_RCC RCC_AHB1_PERIPH_DMA1
#elif defined(BSP_SPI1_RX_USING_DMA) && !defined(SPI1_RX_DMA_INSTANCE)
#define SPI1_RX_DMA_INSTANCE DMA1
#define SPI1_RX_DMA_REQ DMA_REQ_DMA1_SPI1_RX
#define SPI1_RX_DMA_IRQ DMA1_CH2_IRQn
#define SPI1_DMA_RX_IRQHandler DMA1_Channel2_IRQHandler
#define SPI1_RX_DMA_RCC RCC_AHB1_PERIPH_DMA1
#elif defined(BSP_UART3_TX_USING_DMA) && !defined(UART3_TX_DMA_INSTANCE)
#define UART3_TX_DMA_INSTANCE DMA1
#define UART3_TX_DMA_REQ DMA_REQ_DMA1_UART3_TX
#define UART3_TX_DMA_IRQ DMA1_CH2_IRQn
#define UART3_DMA_TX_IRQHandler DMA1_Channel2_IRQHandler
#define UART3_TX_DMA_RCC RCC_AHB1_PERIPH_DMA1
#endif
/* DMA1 channel3 */
#if defined(BSP_SPI1_TX_USING_DMA) && !defined(SPI1_TX_DMA_INSTANCE)
#define SPI1_TX_DMA_INSTANCE DMA1
#define SPI1_TX_DMA_REQ DMA_REQ_DMA1_SPI1_TX
#define SPI1_TX_DMA_IRQ DMA1_CH3_IRQn
#define SPI1_DMA_TX_IRQHandler DMA1_Channel3_IRQHandler
#define SPI1_TX_DMA_RCC RCC_AHB1_PERIPH_DMA1
#elif defined(BSP_UART3_RX_USING_DMA) && !defined(UART3_RX_DMA_INSTANCE)
#define UART3_RX_DMA_INSTANCE DMA1
#define UART3_RX_DMA_REQ DMA_REQ_DMA1_UART3_RX
#define UART3_RX_DMA_IRQ DMA1_CH3_IRQn
#define UART3_DMA_RX_IRQHandler DMA1_Channel3_IRQHandler
#define UART3_RX_DMA_RCC RCC_AHB1_PERIPH_DMA1
#endif
/* DMA1 channel4 */
#if defined(BSP_SPI2_RX_USING_DMA) && !defined(SPI2_RX_DMA_INSTANCE)
#define SPI2_RX_DMA_INSTANCE DMA1
#define SPI2_RX_DMA_REQ DMA_REQ_DMA1_SPI2_RX
#define SPI2_RX_DMA_IRQ DMA1_CH4_IRQn
#define SPI2_DMA_RX_IRQHandler DMA1_Channel4_IRQHandler
#define SPI2_RX_DMA_RCC RCC_AHB1_PERIPH_DMA1
#elif defined(BSP_UART1_TX_USING_DMA) && !defined(UART1_TX_DMA_INSTANCE)
#define UART1_TX_DMA_INSTANCE DMA1
#define UART1_TX_DMA_REQ DMA_REQ_DMA1_UART1_TX
#define UART1_TX_DMA_IRQ DMA1_CH4_IRQn
#define UART1_DMA_TX_IRQHandler DMA1_Channel4_IRQHandler
#define UART1_TX_DMA_RCC RCC_AHB1_PERIPH_DMA1
#endif
/* DMA1 channel5 */
#if defined(BSP_SPI2_TX_USING_DMA) && !defined(SPI2_TX_DMA_INSTANCE)
#define SPI2_TX_DMA_INSTANCE DMA1
#define SPI2_TX_DMA_REQ DMA_REQ_DMA1_SPI2_TX
#define SPI2_TX_DMA_IRQ DMA1_CH5_IRQn
#define SPI2_DMA_TX_IRQHandler DMA1_Channel5_IRQHandler
#define SPI2_TX_DMA_RCC RCC_AHB1_PERIPH_DMA1
#elif defined(BSP_UART1_RX_USING_DMA) && !defined(UART1_RX_DMA_INSTANCE)
#define UART1_RX_DMA_INSTANCE DMA1
#define UART1_RX_DMA_REQ DMA_REQ_DMA1_UART1_RX
#define UART1_RX_DMA_IRQ DMA1_CH5_IRQn
#define UART1_DMA_RX_IRQHandler DMA1_Channel5_IRQHandler
#define UART1_RX_DMA_RCC RCC_AHB1_PERIPH_DMA1
#endif
/* DMA1 channel6 */
#if defined(BSP_UART2_RX_USING_DMA) && !defined(UART2_RX_DMA_INSTANCE)
#define UART6_RX_DMA_INSTANCE DMA1
#define UART6_RX_DMA_REQ DMA_REQ_DMA1_UART6_RX
#define UART6_RX_DMA_IRQ DMA1_CH6_IRQn
#define UART6_DMA_RX_IRQHandler DMA1_Channel6_IRQHandler
#define UART6_RX_DMA_RCC RCC_AHB1_PERIPH_DMA1
#endif
/* DMA1 channel7 */
#if defined(BSP_UART2_TX_USING_DMA) && !defined(UART2_TX_DMA_INSTANCE)
#define UART2_TX_DMA_INSTANCE DMA1
#define UART2_TX_DMA_REQ DMA_REQ_DMA1_UART2_TX
#define UART2_TX_DMA_IRQ DMA1_CH7_IRQn
#define UART2_DMA_TX_IRQHandler DMA1_Channel7_IRQHandler
#define UART2_TX_DMA_RCC RCC_AHB1_PERIPH_DMA1
#endif
/* DMA2 channel1 */
#if defined(BSP_SPI3_RX_USING_DMA) && !defined(SPI3_RX_DMA_INSTANCE)
#define SPI3_RX_DMA_INSTANCE DMA2
#define SPI3_RX_DMA_REQ DMA_REQ_DMA2_SPI3_RX
#define SPI3_RX_DMA_IRQ DMA2_CH1_IRQn
#define SPI3_DMA_RX_IRQHandler DMA2_Channel1_IRQHandler
#define SPI3_RX_DMA_RCC RCC_AHB1_PERIPH_DMA2
#elif defined(BSP_UART5_RX_USING_DMA) && !defined(UART5_RX_DMA_INSTANCE)
#define UART5_RX_DMA_INSTANCE DMA2
#define UART5_RX_DMA_REQ DMA_REQ_DMA2_UART5_RX
#define UART5_RX_DMA_IRQ DMA2_CH1_IRQn
#define UART5_DMA_RX_IRQHandler DMA2_Channel1_IRQHandler
#define UART5_RX_DMA_RCC RCC_AHB1_PERIPH_DMA2
#elif defined(BSP_UART7_RX_USING_DMA) && !defined(UART7_RX_DMA_INSTANCE)
#define UART7_RX_DMA_INSTANCE DMA2
#define UART7_RX_DMA_REQ DMA_REQ_DMA2_UART7_RX
#define UART7_RX_DMA_IRQ DMA2_CH1_IRQn
#define UART7_DMA_RX_IRQHandler DMA2_Channel1_IRQHandler
#define UART7_RX_DMA_RCC RCC_AHB1_PERIPH_DMA2
#endif
/* DMA2 channel2 */
#if defined(BSP_SPI3_TX_USING_DMA) && !defined(SPI3_TX_DMA_INSTANCE)
#define SPI3_TX_DMA_INSTANCE DMA2
#define SPI3_TX_DMA_REQ DMA_REQ_DMA2_SPI3_TX
#define SPI3_TX_DMA_IRQ DMA2_CH2_IRQn
#define SPI3_DMA_TX_IRQHandler DMA2_Channel2_IRQHandler
#define SPI3_TX_DMA_RCC RCC_AHB1_PERIPH_DMA2
#elif defined(BSP_UART5_TX_USING_DMA) && !defined(UART5_TX_DMA_INSTANCE)
#define UART5_TX_DMA_INSTANCE DMA2
#define UART5_TX_DMA_REQ DMA_REQ_DMA2_UART5_TX
#define UART5_TX_DMA_IRQ DMA2_CH2_IRQn
#define UART5_DMA_TX_IRQHandler DMA2_Channel2_IRQHandler
#define UART5_TX_DMA_RCC RCC_AHB1_PERIPH_DMA2
#elif defined(BSP_UART7_TX_USING_DMA) && !defined(UART7_TX_DMA_INSTANCE)
#define UART7_TX_DMA_INSTANCE DMA2
#define UART7_TX_DMA_REQ DMA_REQ_DMA2_UART7_TX
#define UART7_TX_DMA_IRQ DMA2_CH2_IRQn
#define UART7_DMA_TX_IRQHandler DMA2_Channel2_IRQHandler
#define UART7_TX_DMA_RCC RCC_AHB1_PERIPH_DMA2
#endif
/* DMA2 channel3 */
#if defined(BSP_UART4_RX_USING_DMA) && !defined(UART4_RX_DMA_INSTANCE)
#define UART4_RX_DMA_INSTANCE DMA2
#define UART4_RX_DMA_REQ DMA_REQ_DMA2_UART4_RX
#define UART4_RX_DMA_IRQ DMA2_CH3_IRQn
#define UART4_DMA_RX_IRQHandler DMA2_Channel3_IRQHandler
#define UART4_RX_DMA_RCC RCC_AHB1_PERIPH_DMA2
#elif defined(BSP_UART8_RX_USING_DMA) && !defined(UART8_RX_DMA_INSTANCE)
#define UART8_RX_DMA_INSTANCE DMA2
#define UART8_RX_DMA_REQ DMA_REQ_DMA2_UART8_RX
#define UART8_RX_DMA_IRQ DMA2_CH3_IRQn
#define UART8_DMA_RX_IRQHandler DMA2_Channel3_IRQHandler
#define UART8_RX_DMA_RCC RCC_AHB1_PERIPH_DMA2
#endif
/* DMA2 channel4 */
#if defined(BSP_UART6_TX_USING_DMA) && !defined(UART6_TX_DMA_INSTANCE)
#define UART6_TX_DMA_INSTANCE DMA2
#define UART6_TX_DMA_REQ DMA_REQ_DMA2_UART6_TX
#define UART6_TX_DMA_IRQ DMA2_CH4_IRQn
#define UART6_DMA_TX_IRQHandler DMA2_Channel4_IRQHandler
#define UART6_TX_DMA_RCC RCC_AHB1_PERIPH_DMA2
#endif
/* DMA2 channel5 */
#if defined(BSP_UART4_TX_USING_DMA) && !defined(UART4_TX_DMA_INSTANCE)
#define UART4_TX_DMA_INSTANCE DMA2
#define UART4_TX_DMA_REQ DMA_REQ_DMA2_UART4_TX
#define UART4_TX_DMA_IRQ DMA2_CH5_IRQn
#define UART4_DMA_TX_IRQHandler DMA2_Channel5_IRQHandler
#define UART4_TX_DMA_RCC RCC_AHB1_PERIPH_DMA2
#elif defined(BSP_UART8_TX_USING_DMA) && !defined(UART8_TX_DMA_INSTANCE)
#define UART8_TX_DMA_INSTANCE DMA2
#define UART8_TX_DMA_REQ DMA_REQ_DMA2_UART8_TX
#define UART8_TX_DMA_IRQ DMA2_CH5_IRQn
#define UART8_DMA_TX_IRQHandler DMA2_Channel5_IRQHandler
#define UART8_TX_DMA_RCC RCC_AHB1_PERIPH_DMA2
#endif
#ifdef __cplusplus
}
#endif
#endif /* __DMA_CONFIG_H__ */
|
