blob: acadf2e2ce0178a39fbbf0050ed0bac42309cb92 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
|
/*
* Copyright (c) 2006-2026, RT-Thread Development Team
*
* SPDX-License-Identifier: Apache-2.0
*/
#ifndef __CAN_CONFIG_H__
#define __CAN_CONFIG_H__
#include <rtthread.h>
#ifdef __cplusplus
extern "C" {
#endif
#define CAN_USING_INTERNAL_CLOCK 0U
#define CAN_USING_EXTERNAL_OSC 1U
#ifndef CAN_CLOCK_SELECTION
#define CAN_CLOCK_SELECTION CAN_USING_EXTERNAL_OSC
#endif
#if CAN_CLOCK_SELECTION == CAN_USING_EXTERNAL_OSC
#define BSP_CAN_CLOCK_FREQ HXTL_FREQ_VALUE
#elif CAN_CLOCK_SELECTION == CAN_USING_INTERNAL_CLOCK
#define BSP_CAN_CLOCK_FREQ MIRC2_FREQ_VALUE
#else
#error "Unsupported CAN_CLOCK_SELECTION"
#endif
#ifndef BSP_CAN1_TX_PIN
#define BSP_CAN1_TX_PIN GPIO_19_CAN1_TX
#endif
#ifndef BSP_CAN1_RX_PIN
#define BSP_CAN1_RX_PIN GPIO_18_CAN1_RX
#endif
#ifndef BSP_CANFD1_TX_PIN
#define BSP_CANFD1_TX_PIN GPIO_4_CANFD1_TX
#endif
#ifndef BSP_CANFD1_RX_PIN
#define BSP_CANFD1_RX_PIN GPIO_10_CANFD1_RX
#endif
#ifndef BSP_CANFD2_TX_PIN
#define BSP_CANFD2_TX_PIN GPIO_6_CANFD2_TX
#endif
#ifndef BSP_CANFD2_RX_PIN
#define BSP_CANFD2_RX_PIN GPIO_7_CANFD2_RX
#endif
#ifdef __cplusplus
}
#endif
#endif /* __CAN_CONFIG_H__ */
|