summaryrefslogtreecommitdiff
path: root/bsp/nuvoton/libraries/ma35/rtt_port/drv_whc.c
blob: 0e0baeb6022ccded383a2bcc34901d123e1a6bfc (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
/**************************************************************************//**
*
* @copyright (C) 2020 Nuvoton Technology Corp. All rights reserved.
*
* SPDX-License-Identifier: Apache-2.0
*
* Change Logs:
* Date            Author       Notes
* 2022-10-5       Wayne        First version
*
******************************************************************************/

#include <rtconfig.h>

#if defined(BSP_USING_WHC)

#include <rthw.h>
#include "drv_whc.h"
#include "drv_sys.h"
#include "nu_bitutil.h"

/* Private define ---------------------------------------------------------------*/
enum
{
    WHC_START = -1,
#if defined(BSP_USING_WHC0)
    WHC0_IDX,
#endif
#if defined(BSP_USING_WHC1)
    WHC1_IDX,
#endif
    WHC_CNT
};

/* Private typedef --------------------------------------------------------------*/
struct nu_whc_priv
{
    char            *name;
    WHC_T           *base;
    IRQn_Type       irqn;
    uint32_t        rstidx;

    rt_device_t     psChDev[WHC_CH];
};
typedef struct nu_whc_priv *nu_whc_priv_t;

struct nu_whc
{
    struct rt_device dev;
    nu_whc_priv_t    psPriv;
    uint32_t u32WhcChNum;
    void *pvTxBuf;
};
typedef struct nu_whc *nu_whc_t;

static struct nu_whc_priv nu_whc_priv_arr [] =
{
#if defined(BSP_USING_WHC0)
    {
        .name   = "whc0",
        .base   = WHC0,
        .irqn   = WHC0_IRQn,
        .rstidx = WHC0_RST,
    },
#endif
#if defined(BSP_USING_WHC1)
    {
        .name   = "whc1",
        .base   = WHC1,
        .irqn   = WHC1_IRQn,
        .rstidx = WHC1_RST,
    },
#endif
}; /* nu_whc_priv */

/**
 * All WHC interrupt service routine
 */
static void nu_whc_isr(int vector, void *param)
{
    nu_whc_priv_t psNuWhcPriv = (nu_whc_priv_t)param;

    volatile uint32_t vu32Intsts = psNuWhcPriv->base->INTSTS;
    uint32_t irqidx;

    while ((irqidx = nu_ctz(vu32Intsts)) != 32)
    {
        uint32_t u32IsrBitMask =  1 << irqidx ;

        switch (irqidx)
        {
        /* Process TX-complete interrupt event */
        case WHC_INTSTS_TX0IF_Pos:
        case WHC_INTSTS_TX1IF_Pos:
        case WHC_INTSTS_TX2IF_Pos:
        case WHC_INTSTS_TX3IF_Pos:
        {
            uint32_t u32ChNum = irqidx - WHC_INTSTS_TX0IF_Pos;
            rt_device_t device = psNuWhcPriv->psChDev[u32ChNum];
            nu_whc_t psWhc = (nu_whc_t)device;

            if (device->tx_complete && psWhc->pvTxBuf)
            {
                device->tx_complete(device, psWhc->pvTxBuf);
                psWhc->pvTxBuf = RT_NULL;
            }
        }
        break;

        /* Process RX-indicate interrupt event */
        case WHC_INTSTS_RX0IF_Pos:
        case WHC_INTSTS_RX1IF_Pos:
        case WHC_INTSTS_RX2IF_Pos:
        case WHC_INTSTS_RX3IF_Pos:
        {
            uint32_t u32ChNum = irqidx - WHC_INTSTS_RX0IF_Pos;
            rt_device_t device = psNuWhcPriv->psChDev[u32ChNum];

            if (device->rx_indicate)
            {
                device->rx_indicate(device, 1);
            }
        }
        break;

        default:
            break;
        }

        /* Clear interrupt bit. */
        WHC_CLR_INT_FLAG(psNuWhcPriv->base, u32IsrBitMask);

        /* Clear served bit */
        vu32Intsts &= ~(u32IsrBitMask);
    }
}

rt_err_t nu_whc_init(rt_device_t dev)
{
    return RT_EOK;
}

rt_err_t nu_whc_open(rt_device_t dev, rt_uint16_t oflag)
{
    nu_whc_t psWhc = (nu_whc_t)dev;
    nu_whc_priv_t psWhcPriv = psWhc->psPriv;

    WHC_ENABLE_INT(psWhcPriv->base, WHC_INTEN_TX0IEN_Msk << psWhc->u32WhcChNum |
                   WHC_INTEN_RX0IEN_Msk << psWhc->u32WhcChNum);

    return RT_EOK;
}

rt_err_t nu_whc_close(rt_device_t dev)
{
    nu_whc_t psWhc = (nu_whc_t)dev;
    nu_whc_priv_t psWhcPriv = psWhc->psPriv;

    WHC_DISABLE_INT(psWhcPriv->base, WHC_INTEN_TX0IEN_Msk << psWhc->u32WhcChNum |
                    WHC_INTEN_RX0IEN_Msk << psWhc->u32WhcChNum);

    return RT_EOK;
}

rt_ssize_t nu_whc_read(rt_device_t dev, rt_off_t pos, void *buffer, rt_size_t size)
{
    nu_whc_t psWhc = (nu_whc_t)dev;
    nu_whc_priv_t psWhcPriv = psWhc->psPriv;

    if ((sizeof(nu_whc_msg) != size) || ((uint32_t)buffer & 0x3))
        goto exit_nu_whc_read;

    if (WHC_Recv(psWhcPriv->base, psWhc->u32WhcChNum, (uint32_t *)buffer) < 0)
        goto exit_nu_whc_read;

    return size;

exit_nu_whc_read:

    return 0;
}

rt_ssize_t nu_whc_write(rt_device_t dev, rt_off_t pos, const void *buffer, rt_size_t size)
{
    nu_whc_t psWhc = (nu_whc_t)dev;
    nu_whc_priv_t psWhcPriv = psWhc->psPriv;

    if ((sizeof(nu_whc_msg) != size) || ((uint32_t)buffer & 0x3))
        goto exit_nu_whc_write;

    psWhc->pvTxBuf = (void *)buffer;
    if (WHC_Send(psWhcPriv->base, psWhc->u32WhcChNum, (uint32_t *)buffer) < 0)
        goto exit_nu_whc_write;

    return size;

exit_nu_whc_write:

    return 0;
}

rt_err_t  nu_whc_control(rt_device_t dev, int cmd, void *args)
{
    return RT_EOK;
}

static rt_err_t whc_register(nu_whc_priv_t psWhcPriv)
{
    int i;
    char szDevName[16];

    for (i = 0; i < WHC_CH; i++)
    {
        nu_whc_t  psWhc;
        rt_device_t device = rt_device_create(RT_Device_Class_Miscellaneous, sizeof(struct nu_whc) - sizeof(struct rt_device));
        RT_ASSERT(device);

        psWhcPriv->psChDev[i] = device;
        psWhc = (nu_whc_t)device;
        psWhc->psPriv = psWhcPriv;
        psWhc->u32WhcChNum = i;

        device->type        = RT_Device_Class_Miscellaneous;
        device->rx_indicate = RT_NULL;
        device->tx_complete = RT_NULL;

#ifdef RT_USING_DEVICE_OPS
        device->ops         = RT_NULL;
#else
        device->init        = nu_whc_init;
        device->open        = nu_whc_open;
        device->close       = nu_whc_close;
        device->read        = nu_whc_read;
        device->write       = nu_whc_write;
        device->control     = nu_whc_control;
#endif
        device->user_data   = (void *)psWhcPriv;

        rt_snprintf(szDevName, sizeof(szDevName), "%s-%d", psWhcPriv->name, psWhc->u32WhcChNum);

        RT_ASSERT(rt_device_register(device, szDevName, RT_DEVICE_FLAG_STANDALONE) == RT_EOK);
    }

    return RT_EOK;
}

/**
 * Hardware Sem Initialization
 */
int rt_hw_whc_init(void)
{
    int i;

    for (i = (WHC_START + 1); i < WHC_CNT; i++)
    {
        nu_whc_priv_t psNuWhcPriv = &nu_whc_priv_arr[i];

        whc_register(psNuWhcPriv);

        rt_hw_interrupt_install(psNuWhcPriv->irqn, nu_whc_isr, psNuWhcPriv, psNuWhcPriv->name);
        rt_hw_interrupt_umask(nu_whc_priv_arr[i].irqn);
    }

    return 0;
}
INIT_BOARD_EXPORT(rt_hw_whc_init);

#endif //#if defined(BSP_USING_WHC)