1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
|
/**************************************************************************//**
* @file emac_reg.h
* @version V1.00
* @brief EMAC register definition header file
*
* SPDX-License-Identifier: Apache-2.0
* @copyright (C) 2017-2020 Nuvoton Technology Corp. All rights reserved.
*****************************************************************************/
#ifndef __EMAC_REG_H__
#define __EMAC_REG_H__
#if defined ( __CC_ARM )
#pragma anon_unions
#endif
/**
@addtogroup REGISTER Control Register
@{
*/
/**
@addtogroup EMAC Ethernet MAC Controller(EMAC)
Memory Mapped Structure for EMAC Controller
@{ */
typedef struct
{
/**
* @var EMAC_T::CAMCTL
* Offset: 0x00 CAM Comparison Control Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[0] |AUP |Accept Unicast Packet
* | | |The AUP controls the unicast packet reception
* | | |If AUP is enabled, EMAC receives all incoming packet its destination MAC address is a unicast address.
* | | |0 = EMAC receives packet depends on the CAM comparison result.
* | | |1 = EMAC receives all unicast packets.
* |[1] |AMP |Accept Multicast Packet
* | | |The AMP controls the multicast packet reception
* | | |If AMP is enabled, EMAC receives all incoming packet its destination MAC address is a multicast address.
* | | |0 = EMAC receives packet depends on the CAM comparison result.
* | | |1 = EMAC receives all multicast packets.
* |[2] |ABP |Accept Broadcast Packet
* | | |The ABP controls the broadcast packet reception
* | | |If ABP is enabled, EMAC receives all incoming packet its destination MAC address is a broadcast address.
* | | |0 = EMAC receives packet depends on the CAM comparison result.
* | | |1 = EMAC receives all broadcast packets.
* |[3] |COMPEN |Complement CAM Comparison Enable Bit
* | | |The COMPEN controls the complement of the CAM comparison result
* | | |If the CMPEN and COMPEN are both enabled, the incoming packet with specific destination MAC address
* | | |configured in CAM entry will be dropped
* | | |And the incoming packet with destination MAC address does not configured in any CAM entry will be received.
* | | |0 = Complement CAM comparison result Disabled.
* | | |1 = Complement CAM comparison result Enabled.
* |[4] |CMPEN |CAM Compare Enable Bit
* | | |The CMPEN controls the enable of CAM comparison function for destination MAC address recognition
* | | |If software wants to receive a packet with specific destination MAC address, configures the MAC address
* | | |into CAM 12~0, then enables that CAM entry and set CMPEN to 1.
* | | |0 = CAM comparison function for destination MAC address recognition Disabled.
* | | |1 = CAM comparison function for destination MAC address recognition Enabled.
* @var EMAC_T::CAMEN
* Offset: 0x04 CAM Enable Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[0] |CAMxEN |CAM Entry X Enable Bit
* | | |The CAMxEN controls the validation of CAM entry x.
* | | |The CAM entry 13, 14 and 15 are for PAUSE control frame transmission
* | | |If software wants to transmit a PAUSE control frame out to network, the enable bits of these three CAM
* | | |entries all must be enabled first.
* | | |0 = CAM entry x Disabled.
* | | |1 = CAM entry x Enabled.
* @var EMAC_T::CAM0M
* Offset: 0x08 CAM0 Most Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[7:0] |MACADDR2 |MAC Address Byte 2
* |[15:8] |MACADDR3 |MAC Address Byte 3
* |[23:16] |MACADDR4 |MAC Address Byte 4
* |[31:24] |MACADDR5 |MAC Address Byte 5
* | | |The CAMxM keeps the bit 47~16 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM0L
* Offset: 0x0C CAM0 Least Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[23:16] |MACADDR0 |MAC Address Byte 0
* |[31:24] |MACADDR1 |MAC Address Byte 1
* | | |The CAMxL keeps the bit 15~0 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM1M
* Offset: 0x10 CAM1 Most Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[7:0] |MACADDR2 |MAC Address Byte 2
* |[15:8] |MACADDR3 |MAC Address Byte 3
* |[23:16] |MACADDR4 |MAC Address Byte 4
* |[31:24] |MACADDR5 |MAC Address Byte 5
* | | |The CAMxM keeps the bit 47~16 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM1L
* Offset: 0x14 CAM1 Least Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[23:16] |MACADDR0 |MAC Address Byte 0
* |[31:24] |MACADDR1 |MAC Address Byte 1
* | | |The CAMxL keeps the bit 15~0 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM2M
* Offset: 0x18 CAM2 Most Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[7:0] |MACADDR2 |MAC Address Byte 2
* |[15:8] |MACADDR3 |MAC Address Byte 3
* |[23:16] |MACADDR4 |MAC Address Byte 4
* |[31:24] |MACADDR5 |MAC Address Byte 5
* | | |The CAMxM keeps the bit 47~16 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM2L
* Offset: 0x1C CAM2 Least Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[23:16] |MACADDR0 |MAC Address Byte 0
* |[31:24] |MACADDR1 |MAC Address Byte 1
* | | |The CAMxL keeps the bit 15~0 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM3M
* Offset: 0x20 CAM3 Most Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[7:0] |MACADDR2 |MAC Address Byte 2
* |[15:8] |MACADDR3 |MAC Address Byte 3
* |[23:16] |MACADDR4 |MAC Address Byte 4
* |[31:24] |MACADDR5 |MAC Address Byte 5
* | | |The CAMxM keeps the bit 47~16 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM3L
* Offset: 0x24 CAM3 Least Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[23:16] |MACADDR0 |MAC Address Byte 0
* |[31:24] |MACADDR1 |MAC Address Byte 1
* | | |The CAMxL keeps the bit 15~0 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM4M
* Offset: 0x28 CAM4 Most Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[7:0] |MACADDR2 |MAC Address Byte 2
* |[15:8] |MACADDR3 |MAC Address Byte 3
* |[23:16] |MACADDR4 |MAC Address Byte 4
* |[31:24] |MACADDR5 |MAC Address Byte 5
* | | |The CAMxM keeps the bit 47~16 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM4L
* Offset: 0x2C CAM4 Least Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[23:16] |MACADDR0 |MAC Address Byte 0
* |[31:24] |MACADDR1 |MAC Address Byte 1
* | | |The CAMxL keeps the bit 15~0 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM5M
* Offset: 0x30 CAM5 Most Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[7:0] |MACADDR2 |MAC Address Byte 2
* |[15:8] |MACADDR3 |MAC Address Byte 3
* |[23:16] |MACADDR4 |MAC Address Byte 4
* |[31:24] |MACADDR5 |MAC Address Byte 5
* | | |The CAMxM keeps the bit 47~16 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM5L
* Offset: 0x34 CAM5 Least Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[23:16] |MACADDR0 |MAC Address Byte 0
* |[31:24] |MACADDR1 |MAC Address Byte 1
* | | |The CAMxL keeps the bit 15~0 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM6M
* Offset: 0x38 CAM6 Most Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[7:0] |MACADDR2 |MAC Address Byte 2
* |[15:8] |MACADDR3 |MAC Address Byte 3
* |[23:16] |MACADDR4 |MAC Address Byte 4
* |[31:24] |MACADDR5 |MAC Address Byte 5
* | | |The CAMxM keeps the bit 47~16 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM6L
* Offset: 0x3C CAM6 Least Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[23:16] |MACADDR0 |MAC Address Byte 0
* |[31:24] |MACADDR1 |MAC Address Byte 1
* | | |The CAMxL keeps the bit 15~0 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM7M
* Offset: 0x40 CAM7 Most Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[7:0] |MACADDR2 |MAC Address Byte 2
* |[15:8] |MACADDR3 |MAC Address Byte 3
* |[23:16] |MACADDR4 |MAC Address Byte 4
* |[31:24] |MACADDR5 |MAC Address Byte 5
* | | |The CAMxM keeps the bit 47~16 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM7L
* Offset: 0x44 CAM7 Least Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[23:16] |MACADDR0 |MAC Address Byte 0
* |[31:24] |MACADDR1 |MAC Address Byte 1
* | | |The CAMxL keeps the bit 15~0 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM8M
* Offset: 0x48 CAM8 Most Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[7:0] |MACADDR2 |MAC Address Byte 2
* |[15:8] |MACADDR3 |MAC Address Byte 3
* |[23:16] |MACADDR4 |MAC Address Byte 4
* |[31:24] |MACADDR5 |MAC Address Byte 5
* | | |The CAMxM keeps the bit 47~16 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM8L
* Offset: 0x4C CAM8 Least Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[23:16] |MACADDR0 |MAC Address Byte 0
* |[31:24] |MACADDR1 |MAC Address Byte 1
* | | |The CAMxL keeps the bit 15~0 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM9M
* Offset: 0x50 CAM9 Most Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[7:0] |MACADDR2 |MAC Address Byte 2
* |[15:8] |MACADDR3 |MAC Address Byte 3
* |[23:16] |MACADDR4 |MAC Address Byte 4
* |[31:24] |MACADDR5 |MAC Address Byte 5
* | | |The CAMxM keeps the bit 47~16 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM9L
* Offset: 0x54 CAM9 Least Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[23:16] |MACADDR0 |MAC Address Byte 0
* |[31:24] |MACADDR1 |MAC Address Byte 1
* | | |The CAMxL keeps the bit 15~0 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM10M
* Offset: 0x58 CAM10 Most Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[7:0] |MACADDR2 |MAC Address Byte 2
* |[15:8] |MACADDR3 |MAC Address Byte 3
* |[23:16] |MACADDR4 |MAC Address Byte 4
* |[31:24] |MACADDR5 |MAC Address Byte 5
* | | |The CAMxM keeps the bit 47~16 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM10L
* Offset: 0x5C CAM10 Least Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[23:16] |MACADDR0 |MAC Address Byte 0
* |[31:24] |MACADDR1 |MAC Address Byte 1
* | | |The CAMxL keeps the bit 15~0 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM11M
* Offset: 0x60 CAM11 Most Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[7:0] |MACADDR2 |MAC Address Byte 2
* |[15:8] |MACADDR3 |MAC Address Byte 3
* |[23:16] |MACADDR4 |MAC Address Byte 4
* |[31:24] |MACADDR5 |MAC Address Byte 5
* | | |The CAMxM keeps the bit 47~16 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM11L
* Offset: 0x64 CAM11 Least Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[23:16] |MACADDR0 |MAC Address Byte 0
* |[31:24] |MACADDR1 |MAC Address Byte 1
* | | |The CAMxL keeps the bit 15~0 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM12M
* Offset: 0x68 CAM12 Most Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[7:0] |MACADDR2 |MAC Address Byte 2
* |[15:8] |MACADDR3 |MAC Address Byte 3
* |[23:16] |MACADDR4 |MAC Address Byte 4
* |[31:24] |MACADDR5 |MAC Address Byte 5
* | | |The CAMxM keeps the bit 47~16 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM12L
* Offset: 0x6C CAM12 Least Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[23:16] |MACADDR0 |MAC Address Byte 0
* |[31:24] |MACADDR1 |MAC Address Byte 1
* | | |The CAMxL keeps the bit 15~0 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM13M
* Offset: 0x70 CAM13 Most Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[7:0] |MACADDR2 |MAC Address Byte 2
* |[15:8] |MACADDR3 |MAC Address Byte 3
* |[23:16] |MACADDR4 |MAC Address Byte 4
* |[31:24] |MACADDR5 |MAC Address Byte 5
* | | |The CAMxM keeps the bit 47~16 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM13L
* Offset: 0x74 CAM13 Least Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[23:16] |MACADDR0 |MAC Address Byte 0
* |[31:24] |MACADDR1 |MAC Address Byte 1
* | | |The CAMxL keeps the bit 15~0 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM14M
* Offset: 0x78 CAM14 Most Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[7:0] |MACADDR2 |MAC Address Byte 2
* |[15:8] |MACADDR3 |MAC Address Byte 3
* |[23:16] |MACADDR4 |MAC Address Byte 4
* |[31:24] |MACADDR5 |MAC Address Byte 5
* | | |The CAMxM keeps the bit 47~16 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM14L
* Offset: 0x7C CAM14 Least Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[23:16] |MACADDR0 |MAC Address Byte 0
* |[31:24] |MACADDR1 |MAC Address Byte 1
* | | |The CAMxL keeps the bit 15~0 of MAC address
* | | |The x can be the 0~14
* | | |The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
* | | |For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
* | | |0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
* @var EMAC_T::CAM15MSB
* Offset: 0x80 CAM15 Most Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[15:0] |OPCODE |OP Code Field of PAUSE Control Frame
* | | |In the PAUSE control frame, an op code field defined and is 0x0001.
* |[31:16] |LENGTH |LENGTH Field of PAUSE Control Frame
* | | |In the PAUSE control frame, a LENGTH field defined and is 0x8808.
* @var EMAC_T::CAM15LSB
* Offset: 0x84 CAM15 Least Significant Word Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[31:24] |OPERAND |Pause Parameter
* | | |In the PAUSE control frame, an OPERAND field defined and controls how much time the destination
* | | |Ethernet MAC Controller paused
* | | |The unit of the OPERAND is a slot time, the 512-bit time.
* @var EMAC_T::TXDSA
* Offset: 0x88 Transmit Descriptor Link List Start Address Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[31:0] |TXDSA |Transmit Descriptor Link-list Start Address
* | | |The TXDSA keeps the start address of transmit descriptor link-list
* | | |If the software enables the bit TXON (EMAC_CTL[8]), the content of TXDSA will be loaded into the
* | | |current transmit descriptor start address register (EMAC_CTXDSA)
* | | |The TXDSA does not be updated by EMAC
* | | |During the operation, EMAC will ignore the bits [1:0] of TXDSA
* | | |This means that TX descriptors must locate at word boundary memory address.
* @var EMAC_T::RXDSA
* Offset: 0x8C Receive Descriptor Link List Start Address Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[31:0] |RXDSA |Receive Descriptor Link-list Start Address
* | | |The RXDSA keeps the start address of receive descriptor link-list
* | | |If the S/W enables the bit RXON (EMAC_CTL[0]), the content of RXDSA will be loaded into the current
* | | |receive descriptor start address register (EMAC_CRXDSA)
* | | |The RXDSA does not be updated by EMAC
* | | |During the operation, EMAC will ignore the bits [1:0] of RXDSA
* | | |This means that RX descriptors must locate at word boundary memory address.
* @var EMAC_T::CTL
* Offset: 0x90 MAC Control Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[0] |RXON |Frame Reception ON
* | | |The RXON controls the normal packet reception of EMAC
* | | |If the RXON is set to high, the EMAC starts the packet reception process, including the RX
* | | |descriptor fetching, packet reception and RX descriptor modification.
* | | |It is necessary to finish EMAC initial sequence before enable RXON
* | | |Otherwise, the EMAC operation is undefined.
* | | |If the RXON is disabled during EMAC is receiving an incoming packet, the EMAC stops the packet
* | | |reception process after the current packet reception finished.
* | | |0 = Packet reception process stopped.
* | | |1 = Packet reception process started.
* |[1] |ALP |Accept Long Packet
* | | |The ALP controls the long packet, which packet length is greater than 1518 bytes, reception
* | | |If the ALP is set to high, the EMAC will accept the long packet.
* | | |Otherwise, the long packet will be dropped.
* | | |0 = Ethernet MAC controller dropped the long packet.
* | | |1 = Ethernet MAC controller received the long packet.
* |[2] |ARP |Accept Runt Packet
* | | |The ARP controls the runt packet, which length is less than 64 bytes, reception
* | | |If the ARP is set to high, the EMAC will accept the runt packet.
* | | |Otherwise, the runt packet will be dropped.
* | | |0 = Ethernet MAC controller dropped the runt packet.
* | | |1 = Ethernet MAC controller received the runt packet.
* |[3] |ACP |Accept Control Packet
* | | |The ACP controls the control frame reception
* | | |If the ACP is set to high, the EMAC will accept the control frame
* | | |Otherwise, the control frame will be dropped
* | | |It is recommended that S/W only enable ACP while EMAC is operating on full duplex mode.
* | | |0 = Ethernet MAC controller dropped the control frame.
* | | |1 = Ethernet MAC controller received the control frame.
* |[4] |AEP |Accept CRC Error Packet
* | | |The AEP controls the EMAC accepts or drops the CRC error packet
* | | |If the AEP is set to high, the incoming packet with CRC error will be received by EMAC as a good packet.
* | | |0 = Ethernet MAC controller dropped the CRC error packet.
* | | |1 = Ethernet MAC controller received the CRC error packet.
* |[5] |STRIPCRC |Strip CRC Checksum
* | | |The STRIPCRC controls if the length of incoming packet is calculated with 4 bytes CRC checksum
* | | |If the STRIPCRC is set to high, 4 bytes CRC checksum is excluded from length calculation of incoming packet.
* | | |0 = The 4 bytes CRC checksum is included in packet length calculation.
* | | |1 = The 4 bytes CRC checksum is excluded in packet length calculation.
* |[6] |WOLEN |Wake on LAN Enable Bit
* | | |The WOLEN high enables the functionality that Ethernet MAC controller checked if the incoming packet
* | | |is Magic Packet and wakeup system from Power-down mode.
* | | |If incoming packet was a Magic Packet and the system was in Power-down, the Ethernet MAC controller
* | | |would generate a wakeup event to wake system up from Power-down mode.
* | | |0 = Wake-up by Magic Packet function Disabled.
* | | |1 = Wake-up by Magic Packet function Enabled.
* |[8] |TXON |Frame Transmission ON
* | | |The TXON controls the normal packet transmission of EMAC
* | | |If the TXON is set to high, the EMAC starts the packet transmission process, including the TX
* | | |descriptor fetching, packet transmission and TX descriptor modification.
* | | |It is must to finish EMAC initial sequence before enable TXON
* | | |Otherwise, the EMAC operation is undefined.
* | | |If the TXON is disabled during EMAC is transmitting a packet out, the EMAC stops the packet
* | | |transmission process after the current packet transmission finished.
* | | |0 = Packet transmission process stopped.
* | | |1 = Packet transmission process started.
* |[9] |NODEF |No Deferral
* | | |The NODEF controls the enable of deferral exceed counter
* | | |If NODEF is set to high, the deferral exceed counter is disabled
* | | |The NODEF is only useful while EMAC is operating on half duplex mode.
* | | |0 = The deferral exceed counter Enabled.
* | | |1 = The deferral exceed counter Disabled.
* |[16] |SDPZ |Send PAUSE Frame
* | | |The SDPZ controls the PAUSE control frame transmission.
* | | |If S/W wants to send a PAUSE control frame out, the CAM entry 13, 14 and 15 must be configured
* | | |first and the corresponding CAM enable bit of CAMEN register also must be set.
* | | |Then, set SDPZ to 1 enables the PAUSE control frame transmission.
* | | |The SDPZ is a self-clear bit
* | | |This means after the PAUSE control frame transmission has completed, the SDPZ will be cleared automatically.
* | | |It is recommended that only enabling SNDPAUSE while EMAC is operating in Full Duplex mode.
* | | |0 = PAUSE control frame transmission completed.
* | | |1 = PAUSE control frame transmission Enabled.
* |[17] |SQECHKEN |SQE Checking Enable Bit
* | | |The SQECHKEN controls the enable of SQE checking
* | | |The SQE checking is only available while EMAC is operating on 10M bps and half duplex mode
* | | |In other words, the SQECHKEN cannot affect EMAC operation, if the EMAC is operating on 100Mbps
* | | |or full duplex mode.
* | | |0 = SQE checking Disabled while EMAC is operating in 10Mbps and Half Duplex mode.
* | | |1 = SQE checking Enabled while EMAC is operating in 10Mbps and Half Duplex mode.
* |[18] |FUDUP |Full Duplex Mode Selection
* | | |The FUDUP controls that if EMAC is operating on full or half duplex mode.
* | | |0 = EMAC operates in half duplex mode.
* | | |1 = EMAC operates in full duplex mode.
* |[19] |RMIIRXCTL |RMII RX Control
* | | |The RMIIRXCTL control the receive data sample in RMII mode
* | | |It's necessary to set this bit high when RMIIEN (EMAC_CTL[ [22]) is high.
* | | |0 = RMII RX control disabled.
* | | |1 = RMII RX control enabled.
* |[20] |OPMODE |Operation Mode Selection
* | | |The OPMODE defines that if the EMAC is operating on 10M or 100M bps mode
* | | |The RST (EMAC_CTL[24]) would not affect OPMODE value.
* | | |0 = EMAC operates in 10Mbps mode.
* | | |1 = EMAC operates in 100Mbps mode.
* |[22] |RMIIEN |RMII Mode Enable Bit
* | | |This bit controls if Ethernet MAC controller connected with off-chip Ethernet PHY by MII
* | | |interface or RMII interface
* | | |The RST (EMAC_CTL[24]) would not affect RMIIEN value.
* | | |0 = Ethernet MAC controller RMII mode Disabled.
* | | |1 = Ethernet MAC controller RMII mode Enabled.
* | | |NOTE: This field must keep 1.
* |[24] |RST |Software Reset
* | | |The RST implements a reset function to make the EMAC return default state
* | | |The RST is a self-clear bit
* | | |This means after the software reset finished, the RST will be cleared automatically
* | | |Enable RST can also reset all control and status registers, exclusive of the control bits
* | | |RMIIEN (EMAC_CTL[22]), and OPMODE (EMAC_CTL[20]).
* | | |The EMAC re-initial is necessary after the software reset completed.
* | | |0 = Software reset completed.
* | | |1 = Software reset Enabled.
* @var EMAC_T::MIIMDAT
* Offset: 0x94 MII Management Data Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[15:0] |DATA |MII Management Data
* | | |The DATA is the 16 bits data that will be written into the registers of external PHY for MII
* | | |Management write command or the data from the registers of external PHY for MII Management read command.
* @var EMAC_T::MIIMCTL
* Offset: 0x98 MII Management Control and Address Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[4:0] |PHYREG |PHY Register Address
* | | |The PHYREG keeps the address to indicate which register of external PHY is the target of the
* | | |MII management command.
* |[12:8] |PHYADDR |PHY Address
* | | |The PHYADDR keeps the address to differentiate which external PHY is the target of the MII management command.
* |[16] |WRITE |Write Command
* | | |The Write defines the MII management command is a read or write.
* | | |0 = MII management command is a read command.
* | | |1 = MII management command is a write command.
* |[17] |BUSY |Busy Bit
* | | |The BUSY controls the enable of the MII management frame generation
* | | |If S/W wants to access registers of external PHY, it set BUSY to high and EMAC generates
* | | |the MII management frame to external PHY through MII Management I/F
* | | |The BUSY is a self-clear bit
* | | |This means the BUSY will be cleared automatically after the MII management command finished.
* | | |0 = MII management command generation finished.
* | | |1 = MII management command generation Enabled.
* |[18] |PREAMSP |Preamble Suppress
* | | |The PREAMSP controls the preamble field generation of MII management frame
* | | |If the PREAMSP is set to high, the preamble field generation of MII management frame is skipped.
* | | |0 = Preamble field generation of MII management frame not skipped.
* | | |1 = Preamble field generation of MII management frame skipped.
* |[19] |MDCON |MDC Clock ON
* | | |The MDC controls the MDC clock generation. If the MDCON is set to high, the MDC clock is turned on.
* | | |0 = MDC clock off.
* | | |1 = MDC clock on.
* @var EMAC_T::FIFOCTL
* Offset: 0x9C FIFO Threshold Control Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[1:0] |RXFIFOTH |RXFIFO Low Threshold
* | | |The RXFIFOTH controls when RXDMA requests internal arbiter for data transfer between RXFIFO
* | | |and system memory
* | | |The RXFIFOTH defines not only the high threshold of RXFIFO, but also the low threshold
* | | |The low threshold is the half of high threshold always
* | | |During the packet reception, if the RXFIFO reaches the high threshold, the RXDMA starts to
* | | |transfer frame data from RXFIFO to system memory
* | | |If the frame data in RXFIFO is less than low threshold, RXDMA stops to transfer the frame
* | | |data to system memory.
* | | |00 = Depend on the burst length setting
* | | |If the burst length is 8 words, high threshold is 8 words, too.
* | | |01 = RXFIFO high threshold is 64B and low threshold is 32B.
* | | |10 = RXFIFO high threshold is 128B and low threshold is 64B.
* | | |11 = RXFIFO high threshold is 192B and low threshold is 96B.
* |[9:8] |TXFIFOTH |TXFIFO Low Threshold
* | | |The TXFIFOTH controls when TXDMA requests internal arbiter for data transfer between system
* | | |memory and TXFIFO
* | | |The TXFIFOTH defines not only the low threshold of TXFIFO, but also the high threshold
* | | |The high threshold is the twice of low threshold always
* | | |During the packet transmission, if the TXFIFO reaches the high threshold, the TXDMA stops
* | | |generate request to transfer frame data from system memory to TXFIFO
* | | |If the frame data in TXFIFO is less than low threshold, TXDMA starts to transfer frame data
* | | |from system memory to TXFIFO.
* | | |The TXFIFOTH also defines when the TXMAC starts to transmit frame out to network
* | | |The TXMAC starts to transmit the frame out while the TXFIFO first time reaches the high threshold
* | | |during the transmission of the frame
* | | |If the frame data length is less than TXFIFO high threshold, the TXMAC starts to transmit the frame
* | | |out after the frame data are all inside the TXFIFO.
* | | |00 = Undefined.
* | | |01 = TXFIFO low threshold is 64B and high threshold is 128B.
* | | |10 = TXFIFO low threshold is 80B and high threshold is 160B.
* | | |11 = TXFIFO low threshold is 96B and high threshold is 192B.
* |[21:20] |BURSTLEN |DMA Burst Length
* | | |This defines the burst length of AHB bus cycle while EMAC accesses system memory.
* | | |00 = 4 words.
* | | |01 = 8 words.
* | | |10 = 16 words.
* | | |11 = 16 words.
* @var EMAC_T::TXST
* Offset: 0xA0 Transmit Start Demand Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[31:0] |TXST |Transmit Start Demand
* | | |If the TX descriptor is not available for use of TXDMA after the TXON (EMAC_CTL[8]) is enabled,
* | | |the FSM (Finite State Machine) of TXDMA enters the Halt state and the frame transmission is halted
* | | |After the S/W has prepared the new TX descriptor for frame transmission, it must issue a write
* | | |command to EMAC_TXST register to make TXDMA to leave Halt state and continue the frame transmission.
* | | |The EMAC_TXST is a write only register and read from this register is undefined.
* | | |The write to EMAC_TXST register takes effect only when TXDMA stayed at Halt state.
* @var EMAC_T::RXST
* Offset: 0xA4 Receive Start Demand Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[31:0] |RXST |Receive Start Demand
* | | |If the RX descriptor is not available for use of RXDMA after the RXON (EMAC_CTL[0]) is enabled,
* | | |the FSM (Finite State Machine) of RXDMA enters the Halt state and the frame reception is halted
* | | |After the S/W has prepared the new RX descriptor for frame reception, it must issue a write
* | | |command to EMAC_RXST register to make RXDMA to leave Halt state and continue the frame reception.
* | | |The EMAC_RXST is a write only register and read from this register is undefined.
* | | |The write to EMAC_RXST register take effect only when RXDMA stayed at Halt state.
* @var EMAC_T::MRFL
* Offset: 0xA8 Maximum Receive Frame Control Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[15:0] |MRFL |Maximum Receive Frame Length
* | | |The MRFL defines the maximum frame length for received frame
* | | |If the frame length of received frame is greater than MRFL, and bit MFLEIEN (EMAC_INTEN[8])
* | | |is also enabled, the bit MFLEIF (EMAC_INTSTS[8]) is set and the RX interrupt is triggered.
* | | |It is recommended that only use MRFL to qualify the length of received frame while S/W wants to
* | | |receive a frame which length is greater than 1518 bytes.
* @var EMAC_T::INTEN
* Offset: 0xAC MAC Interrupt Enable Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[0] |RXIEN |Receive Interrupt Enable Bit
* | | |The RXIEN controls the RX interrupt generation.
* | | |If RXIEN is enabled and RXIF (EMAC_INTSTS[0]) is high, EMAC generates the RX interrupt to CPU
* | | |If RXIEN is disabled, no RX interrupt is generated to CPU even any status bit EMAC_INTSTS[15:1]
* | | |is set and the corresponding bit of EMAC_INTEN is enabled
* | | |In other words, if S/W wants to receive RX interrupt from EMAC, this bit must be enabled
* | | |And, if S/W doesn't want to receive any RX interrupt from EMAC, disables this bit.
* | | |0 = RXIF (EMAC_INTSTS[0]) is masked and RX interrupt generation Disabled.
* | | |1 = RXIF (EMAC_INTSTS[0]) is not masked and RX interrupt generation Enabled.
* |[1] |CRCEIEN |CRC Error Interrupt Enable Bit
* | | |The CRCEIEN controls the CRCEIF (EMAC_INTSTS[1]) interrupt generation
* | | |If CRCEIF (EMAC_INTSTS[1]) is set, and both CRCEIEN and RXIEN (EMAC_INTEN[0]) are enabled, the
* | | |EMAC generates the RX interrupt to CPU
* | | |If CRCEIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
* | | |CRCEIF (EMAC_INTSTS[1]) is set.
* | | |0 = CRCEIF (EMAC_INTSTS[1]) trigger RX interrupt Disabled.
* | | |1 = CRCEIF (EMAC_INTSTS[1]) trigger RX interrupt Enabled.
* |[2] |RXOVIEN |Receive FIFO Overflow Interrupt Enable Bit
* | | |The RXOVIEN controls the RXOVIF (EMAC_INTSTS[2]) interrupt generation
* | | |If RXOVIF (EMAC_INTSTS[2]) is set, and both RXOVIEN and RXIEN (EMAC_INTEN[0]) are enabled, the
* | | |EMAC generates the RX interrupt to CPU
* | | |If RXOVIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
* | | |RXOVIF (EMAC_INTSTS[2]) is set.
* | | |0 = RXOVIF (EMAC_INTSTS[2]) trigger RX interrupt Disabled.
* | | |1 = RXOVIF (EMAC_INTSTS[2]) trigger RX interrupt Enabled.
* |[3] |LPIEN |Long Packet Interrupt Enable Bit
* | | |The LPIEN controls the LPIF (EMAC_INTSTS[3]) interrupt generation
* | | |If LPIF (EMAC_INTSTS[3]) is set, and both LPIEN and RXIEN (EMAC_INTEN[0]) are enabled, the EMAC
* | | |generates the RX interrupt to CPU
* | | |If LPIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the LPIF
* | | |(EMAC_INTSTS[3]) is set.
* | | |0 = LPIF (EMAC_INTSTS[3]) trigger RX interrupt Disabled.
* | | |1 = LPIF (EMAC_INTSTS[3]) trigger RX interrupt Enabled.
* |[4] |RXGDIEN |Receive Good Interrupt Enable Bit
* | | |The RXGDIEN controls the RXGDIF (EMAC_INTSTS[4]) interrupt generation
* | | |If RXGDIF (EMAC_INTSTS[4]) is set, and both RXGDIEN and RXIEN (EMAC_INTEN[0]) are enabled, the
* | | |EMAC generates the RX interrupt to CPU
* | | |If RXGDIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
* | | |RXGDIF (EMAC_INTSTS[4]) is set.
* | | |0 = RXGDIF (EMAC_INTSTS[4]) trigger RX interrupt Disabled.
* | | |1 = RXGDIF (EMAC_INTSTS[4]) trigger RX interrupt Enabled.
* |[5] |ALIEIEN |Alignment Error Interrupt Enable Bit
* | | |The ALIEIEN controls the ALIEIF (EMAC_INTSTS[5]) interrupt generation
* | | |If ALIEIF (EMAC_INTSTS[5]) is set, and both ALIEIEN and RXIEN (EMAC_INTEN[0]) are enabled, the
* | | |EMAC generates the RX interrupt to CPU
* | | |If ALIEIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
* | | |ALIEIF (EMAC_INTSTS[5]) is set.
* | | |0 = ALIEIF (EMAC_INTSTS[5]) trigger RX interrupt Disabled.
* | | |1 = ALIEIF (EMAC_INTSTS[5]) trigger RX interrupt Enabled.
* |[6] |RPIEN |Runt Packet Interrupt Enable Bit
* | | |The RPIEN controls the RPIF (EMAC_INTSTS[6]) interrupt generation
* | | |If RPIF (EMAC_INTSTS[6]) is set, and both RPIEN and RXIEN (EMAC_INTEN[0]) are enabled, the EMAC
* | | |generates the RX interrupt to CPU
* | | |If RPIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
* | | |RPIF (EMAC_INTSTS[6]) is set.
* | | |0 = RPIF (EMAC_INTSTS[6]) trigger RX interrupt Disabled.
* | | |1 = RPIF (EMAC_INTSTS[6]) trigger RX interrupt Enabled.
* |[7] |MPCOVIEN |Miss Packet Counter Overrun Interrupt Enable Bit
* | | |The MPCOVIEN controls the MPCOVIF (EMAC_INTSTS[7]) interrupt generation
* | | |If MPCOVIF (EMAC_INTSTS[7]) is set, and both MPCOVIEN and RXIEN (EMAC_INTEN[0]) are enabled,
* | | |the EMAC generates the RX interrupt to CPU
* | | |If MPCOVIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
* | | |MPCOVIF (EMAC_INTSTS[7]) is set.
* | | |0 = MPCOVIF (EMAC_INTSTS[7]) trigger RX interrupt Disabled.
* | | |1 = MPCOVIF (EMAC_INTSTS[7]) trigger RX interrupt Enabled.
* |[8] |MFLEIEN |Maximum Frame Length Exceed Interrupt Enable Bit
* | | |The MFLEIEN controls the MFLEIF (EMAC_INTSTS[8]) interrupt generation
* | | |If MFLEIF (EMAC_INTSTS[8]) is set, and both MFLEIEN and RXIEN (EMAC_INTEN[0]) are enabled, the
* | | |EMAC generates the RX interrupt to CPU
* | | |If MFLEIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
* | | |MFLEIF (EMAC_INTSTS[8]) is set.
* | | |0 = MFLEIF (EMAC_INTSTS[8]) trigger RX interrupt Disabled.
* | | |1 = MFLEIF (EMAC_INTSTS[8]) trigger RX interrupt Enabled.
* |[9] |DENIEN |DMA Early Notification Interrupt Enable Bit
* | | |The DENIEN controls the DENIF (EMAC_INTSTS[9]) interrupt generation
* | | |If DENIF (EMAC_INTSTS[9]) is set, and both DENIEN and RXIEN (EMAC_INTEN[0]) are enabled, the
* | | |EMAC generates the RX interrupt to CPU
* | | |If DENIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
* | | |DENIF (EMAC_INTSTS[9]) is set.
* | | |0 = TDENIF (EMAC_INTSTS[9]) trigger RX interrupt Disabled.
* | | |1 = TDENIF (EMAC_INTSTS[9]) trigger RX interrupt Enabled.
* |[10] |RDUIEN |Receive Descriptor Unavailable Interrupt Enable Bit
* | | |The RDUIEN controls the RDUIF (EMAC_INTSTS[10]) interrupt generation
* | | |If RDUIF (EMAC_INTSTS[10]) is set, and both RDUIEN and RXIEN (EMAC_INTEN[0]) are enabled, the
* | | |EMAC generates the RX interrupt to CPU
* | | |If RDUIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
* | | |RDUIF (EMAC_MIOSTA[10]) register is set.
* | | |0 = RDUIF (EMAC_INTSTS[10]) trigger RX interrupt Disabled.
* | | |1 = RDUIF (EMAC_INTSTS[10]) trigger RX interrupt Enabled.
* |[11] |RXBEIEN |Receive Bus Error Interrupt Enable Bit
* | | |The RXBEIEN controls the RXBEIF (EMAC_INTSTS[11]) interrupt generation
* | | |If RXBEIF (EMAC_INTSTS[11]) is set, and both RXBEIEN and RXIEN (EMAC_INTEN[0]) are enabled, the
* | | |EMAC generates the RX interrupt to CPU
* | | |If RXBEIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
* | | |RXBEIF (EMAC_INTSTS[11]) is set.
* | | |0 = RXBEIF (EMAC_INTSTS[11]) trigger RX interrupt Disabled.
* | | |1 = RXBEIF (EMAC_INTSTS[11]) trigger RX interrupt Enabled.
* |[14] |CFRIEN |Control Frame Receive Interrupt Enable Bit
* | | |The CFRIEN controls the CFRIF (EMAC_INTSTS[14]) interrupt generation
* | | |If CFRIF (EMAC_INTSTS[14]) is set, and both CFRIEN and RXIEN (EMAC_INTEN[0]) are enabled, the
* | | |EMAC generates the RX interrupt to CPU
* | | |If CFRIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
* | | |CFRIF (EMAC_INTSTS[14]) register is set.
* | | |0 = CFRIF (EMAC_INTSTS[14]) trigger RX interrupt Disabled.
* | | |1 = CFRIF (EMAC_INTSTS[14]) trigger RX interrupt Enabled.
* |[15] |WOLIEN |Wake on LAN Interrupt Enable Bit
* | | |The WOLIEN controls the WOLIF (EMAC_INTSTS[15]) interrupt generation
* | | |If WOLIF (EMAC_INTSTS[15]) is set, and both WOLIEN and RXIEN (EMAC_INTEN[0]) are enabled,
* | | |the EMAC generates the RX interrupt to CPU
* | | |If WOLIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
* | | |WOLIF (EMAC_INTSTS[15]) is set.
* | | |0 = WOLIF (EMAC_INTSTS[15]) trigger RX interrupt Disabled.
* | | |1 = WOLIF (EMAC_INTSTS[15]) trigger RX interrupt Enabled.
* |[16] |TXIEN |Transmit Interrupt Enable Bit
* | | |The TXIEN controls the TX interrupt generation.
* | | |If TXIEN is enabled and TXIF (EMAC_INTSTS[16]) is high, EMAC generates the TX interrupt to CPU
* | | |If TXIEN is disabled, no TX interrupt is generated to CPU even any status bit of
* | | |EMAC_INTSTS[24:17] set and the corresponding bit of EMAC_INTEN is enabled
* | | |In other words, if S/W wants to receive TX interrupt from EMAC, this bit must be enabled
* | | |And, if S/W doesn't want to receive any TX interrupt from EMAC, disables this bit.
* | | |0 = TXIF (EMAC_INTSTS[16]) is masked and TX interrupt generation Disabled.
* | | |1 = TXIF (EMAC_INTSTS[16]) is not masked and TX interrupt generation Enabled.
* |[17] |TXUDIEN |Transmit FIFO Underflow Interrupt Enable Bit
* | | |The TXUDIEN controls the TXUDIF (EMAC_INTSTS[17]) interrupt generation
* | | |If TXUDIF (EMAC_INTSTS[17]) is set, and both TXUDIEN and TXIEN (EMAC_INTEN[16]) are enabled,
* | | |the EMAC generates the TX interrupt to CPU
* | | |If TXUDIEN or TXIEN (EMAC_INTEN[16]) is disabled, no TX interrupt is generated to CPU even
* | | |the TXUDIF (EMAC_INTSTS[17]) is set.
* | | |0 = TXUDIF (EMAC_INTSTS[17]) TX interrupt Disabled.
* | | |1 = TXUDIF (EMAC_INTSTS[17]) TX interrupt Enabled.
* |[18] |TXCPIEN |Transmit Completion Interrupt Enable Bit
* | | |The TXCPIEN controls the TXCPIF (EMAC_INTSTS[18]) interrupt generation
* | | |If TXCPIF (EMAC_INTSTS[18]) is set, and both TXCPIEN and TXIEN (EMAC_INTEN[16]) are enabled,
* | | |the EMAC generates the TX interrupt to CPU
* | | |If TXCPIEN or TXIEN (EMAC_INTEN[16]) is disabled, no TX interrupt is generated to CPU even the
* | | |TXCPIF (EMAC_INTSTS[18]) is set.
* | | |0 = TXCPIF (EMAC_INTSTS[18]) trigger TX interrupt Disabled.
* | | |1 = TXCPIF (EMAC_INTSTS[18]) trigger TX interrupt Enabled.
* |[19] |EXDEFIEN |Defer Exceed Interrupt Enable Bit
* | | |The EXDEFIEN controls the EXDEFIF (EMAC_INTSTS[19]) interrupt generation
* | | |If EXDEFIF (EMAC_INTSTS[19]) is set, and both EXDEFIEN and TXIEN (EMAC_INTEN[16]) are enabled,
* | | |the EMAC generates the TX interrupt to CPU
* | | |If EXDEFIEN or TXIEN (EMAC_INTEN[16]) is disabled, no TX interrupt is generated to CPU even the
* | | |EXDEFIF (EMAC_INTSTS[19]) is set.
* | | |0 = EXDEFIF (EMAC_INTSTS[19]) trigger TX interrupt Disabled.
* | | |1 = EXDEFIF (EMAC_INTSTS[19]) trigger TX interrupt Enabled.
* |[20] |NCSIEN |No Carrier Sense Interrupt Enable Bit
* | | |The NCSIEN controls the NCSIF (EMAC_INTSTS[20]) interrupt generation
* | | |If NCSIF (EMAC_INTSTS[20]) is set, and both NCSIEN and TXIEN (EMAC_INTEN[16]) are enabled, the
* | | |EMAC generates the TX interrupt to CPU
* | | |If NCSIEN or TXIEN (EMAC_INTEN[16]) is disabled, no TX interrupt is generated to CPU even the
* | | |NCSIF (EMAC_INTSTS[20]) is set.
* | | |0 = NCSIF (EMAC_INTSTS[20]) trigger TX interrupt Disabled.
* | | |1 = NCSIF (EMAC_INTSTS[20]) trigger TX interrupt Enabled.
* |[21] |TXABTIEN |Transmit Abort Interrupt Enable Bit
* | | |The TXABTIEN controls the TXABTIF (EMAC_INTSTS[21]) interrupt generation
* | | |If TXABTIF (EMAC_INTSTS[21]) is set, and both TXABTIEN and TXIEN (EMAC_INTEN[16]) are enabled,
* | | |the EMAC generates the TX interrupt to CPU
* | | |If TXABTIEN or TXIEN (EMAC_INTEN[16]) is disabled, no TX interrupt is generated to CPU even the
* | | |TXABTIF (EMAC_INTSTS[21]) is set.
* | | |0 = TXABTIF (EMAC_INTSTS[21]) trigger TX interrupt Disabled.
* | | |1 = TXABTIF (EMAC_INTSTS[21]) trigger TX interrupt Enabled.
* |[22] |LCIEN |Late Collision Interrupt Enable Bit
* | | |The LCIEN controls the LCIF (EMAC_INTSTS[22]) interrupt generation
* | | |If LCIF (EMAC_INTSTS[22]) is set, and both LCIEN and TXIEN (EMAC_INTEN[16]) are enabled, the
* | | |EMAC generates the TX interrupt to CPU
* | | |If LCIEN or TXIEN (EMAC_INTEN[16]) is disabled, no TX interrupt is generated to CPU even the
* | | |LCIF (EMAC_INTSTS[22]) is set.
* | | |0 = LCIF (EMAC_INTSTS[22]) trigger TX interrupt Disabled.
* | | |1 = LCIF (EMAC_INTSTS[22]) trigger TX interrupt Enabled.
* |[23] |TDUIEN |Transmit Descriptor Unavailable Interrupt Enable Bit
* | | |The TDUIEN controls the TDUIF (EMAC_INTSTS[23]) interrupt generation
* | | |If TDUIF (EMAC_INTSTS[23]) is set, and both TDUIEN and TXIEN (EMAC_INTEN[16]) are enabled, the
* | | |EMAC generates the TX interrupt to CPU
* | | |If TDUIEN or TXIEN (EMAC_INTEN[16]) is disabled, no TX interrupt is generated to CPU even the
* | | |TDUIF (EMAC_INTSTS[23]) is set.
* | | |0 = TDUIF (EMAC_INTSTS[23]) trigger TX interrupt Disabled.
* | | |1 = TDUIF (EMAC_INTSTS[23]) trigger TX interrupt Enabled.
* |[24] |TXBEIEN |Transmit Bus Error Interrupt Enable Bit
* | | |The TXBEIEN controls the TXBEIF (EMAC_INTSTS[24]) interrupt generation
* | | |If TXBEIF (EMAC_INTSTS[24]) is set, and both TXBEIEN and TXIEN (EMAC_INTEN[16]) are enabled, the
* | | |EMAC generates the TX interrupt to CPU
* | | |If TXBEIEN or TXIEN (EMAC_INTEN[16]) is disabled, no TX interrupt is generated to CPU even the
* | | |TXBEIF (EMAC_INTSTS[24]) is set.
* | | |0 = TXBEIF (EMAC_INTSTS[24]) trigger TX interrupt Disabled.
* | | |1 = TXBEIF (EMAC_INTSTS[24]) trigger TX interrupt Enabled.
* |[28] |TSALMIEN |Time Stamp Alarm Interrupt Enable Bit
* | | |The TSALMIEN controls the TSALMIF (EMAC_INTSTS[28]) interrupt generation
* | | |If TSALMIF (EMAC_INTSTS[28]) is set, and both TSALMIEN and TXIEN (EMAC_INTEN[16]) enabled, the
* | | |EMAC generates the TX interrupt to CPU
* | | |If TSALMIEN or TXIEN (EMAC_INTEN[16]) disabled, no TX interrupt generated to CPU even the
* | | |TXTSALMIF (EMAC_INTEN[28]) is set.
* | | |0 = TXTSALMIF (EMAC_INTSTS[28]) trigger TX interrupt Disabled.
* | | |1 = TXTSALMIF (EMAC_INTSTS[28]) trigger TX interrupt Enabled.
* @var EMAC_T::INTSTS
* Offset: 0xB0 MAC Interrupt Status Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[0] |RXIF |Receive Interrupt
* | | |The RXIF indicates the RX interrupt status.
* | | |If RXIF high and its corresponding enable bit, RXIEN (EMAC_INTEN[0]), is also high indicates
* | | |the EMAC generates RX interrupt to CPU
* | | |If RXIF is high but RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated.
* | | |The RXIF is logic OR result of bit logic AND result of EMAC_INTSTS[15:1] and EMAC_INTEN[15:1]
* | | |In other words, if any bit of EMAC_INTSTS[15:1] is high and its corresponding enable bit in
* | | |EMAC_INTEN[15:1] is also enabled, the RXIF will be high.
* | | |Because the RXIF is a logic OR result, clears EMAC_INTSTS[15:1] makes RXIF be cleared, too.
* | | |0 = No status bit in EMAC_INTSTS[15:1] is set or no enable bit in EMAC_INTEN[15:1] is enabled.
* | | |1 = At least one status in EMAC_INTSTS[15:1] is set and its corresponding enable bit in
* | | |EMAC_INTEN[15:1] is enabled, too.
* |[1] |CRCEIF |CRC Error Interrupt
* | | |The CRCEIF high indicates the incoming packet incurred the CRC error and the packet is dropped
* | | |If the AEP (EMAC_CTL[4]) is set, the CRC error packet will be regarded as a good packet and
* | | |CRCEIF will not be set.
* | | |If the CRCEIF is high and CRCEIEN (EMAC_INTEN[1]) is enabled, the RXIF will be high
* | | |Write 1 to this bit clears the CRCEIF status.
* | | |0 = The frame does not incur CRC error.
* | | |1 = The frame incurred CRC error.
* |[2] |RXOVIF |Receive FIFO Overflow Interrupt
* | | |The RXOVIF high indicates the RXFIFO overflow occurred during packet reception
* | | |While the RXFIFO overflow occurred, the EMAC drops the current receiving packer
* | | |If the RXFIFO overflow occurred often, it is recommended that modify RXFIFO threshold control,
* | | |the RXFIFOTH of FFTCR register, to higher level.
* | | |If the RXOVIF is high and RXOVIEN (EMAC_INTEN[2]) is enabled, the RXIF will be high
* | | |Write 1 to this bit clears the RXOVIF status.
* | | |0 = No RXFIFO overflow occurred during packet reception.
* | | |1 = RXFIFO overflow occurred during packet reception.
* |[3] |LPIF |Long Packet Interrupt Flag
* | | |The LPIF high indicates the length of the incoming packet is greater than 1518 bytes and the
* | | |incoming packet is dropped
* | | |If the ALP (EMAC_CTL[1]) is set, the long packet will be regarded as a good packet and LPIF will not be set.
* | | |If the LPIF is high and LPIEN (EMAC_INTEN[3]) is enabled, the RXIF will be high
* | | |Write 1 to this bit clears the LPIF status.
* | | |0 = The incoming frame is not a long frame or S/W wants to receive a long frame.
* | | |1 = The incoming frame is a long frame and dropped.
* |[4] |RXGDIF |Receive Good Interrupt
* | | |The RXGDIF high indicates the frame reception has completed.
* | | |If the RXGDIF is high and RXGDIEN (EAMC_MIEN[4]) is enabled, the RXIF will be high
* | | |Write 1 to this bit clears the RXGDIF status.
* | | |0 = The frame reception has not complete yet.
* | | |1 = The frame reception has completed.
* |[5] |ALIEIF |Alignment Error Interrupt
* | | |The ALIEIF high indicates the length of the incoming frame is not a multiple of byte
* | | |If the ALIEIF is high and ALIEIEN (EMAC_INTEN[5]) is enabled, the RXIF will be high
* | | |Write 1 to this bit clears the ALIEIF status.
* | | |0 = The frame length is a multiple of byte.
* | | |1 = The frame length is not a multiple of byte.
* |[6] |RPIF |Runt Packet Interrupt
* | | |The RPIF high indicates the length of the incoming packet is less than 64 bytes and the packet is dropped
* | | |If the ARP (EMAC_CTL[2]) is set, the short packet is regarded as a good packet and RPIF will not be set.
* | | |If the RPIF is high and RPIEN (EMAC_INTEN[6]) is enabled, the RXIF will be high
* | | |Write 1 to this bit clears the RPIF status.
* | | |0 = The incoming frame is not a short frame or S/W wants to receive a short frame.
* | | |1 = The incoming frame is a short frame and dropped.
* |[7] |MPCOVIF |Missed Packet Counter Overrun Interrupt Flag
* | | |The MPCOVIF high indicates the MPCNT, Missed Packet Count, has overflow
* | | |If the MPCOVIF is high and MPCOVIEN (EMAC_INTEN[7]) is enabled, the RXIF will be high
* | | |Write 1 to this bit clears the MPCOVIF status.
* | | |0 = The MPCNT has not rolled over yet.
* | | |1 = The MPCNT has rolled over yet.
* |[8] |MFLEIF |Maximum Frame Length Exceed Interrupt Flag
* | | |The MFLEIF high indicates the length of the incoming packet has exceeded the length limitation
* | | |configured in DMARFC register and the incoming packet is dropped
* | | |If the MFLEIF is high and MFLEIEN (EMAC_INTEN[8]) is enabled, the RXIF will be high
* | | |Write 1 to this bit clears the MFLEIF status.
* | | |0 = The length of the incoming packet does not exceed the length limitation configured in DMARFC.
* | | |1 = The length of the incoming packet has exceeded the length limitation configured in DMARFC.
* |[9] |DENIF |DMA Early Notification Interrupt
* | | |The DENIF high indicates the EMAC has received the LENGTH field of the incoming packet.
* | | |If the DENIF is high and DENIENI (EMAC_INTEN[9]) is enabled, the RXIF will be high
* | | |Write 1 to this bit clears the DENIF status.
* | | |0 = The LENGTH field of incoming packet has not received yet.
* | | |1 = The LENGTH field of incoming packet has received.
* |[10] |RDUIF |Receive Descriptor Unavailable Interrupt
* | | |The RDUIF high indicates that there is no available RX descriptor for packet reception and
* | | |RXDMA will stay at Halt state
* | | |Once, the RXDMA enters the Halt state, S/W must issues a write command to RSDR register to
* | | |make RXDMA leave Halt state while new RX descriptor is available.
* | | |If the RDUIF is high and RDUIEN (EMAC_INTEN[10]) is enabled, the RXIF will be high
* | | |Write 1 to this bit clears the RDUIF status.
* | | |0 = RX descriptor is available.
* | | |1 = RX descriptor is unavailable.
* |[11] |RXBEIF |Receive Bus Error Interrupt
* | | |The RXBEIF high indicates the memory controller replies ERROR response while EMAC access
* | | |system memory through RXDMA during packet reception process
* | | |Reset EMAC is recommended while RXBEIF status is high.
* | | |If the RXBEIF is high and RXBEIEN (EMAC_INTEN[11]) is enabled, the RXIF will be high
* | | |Write 1 to this bit clears the RXBEIF status.
* | | |0 = No ERROR response is received.
* | | |1 = ERROR response is received.
* |[14] |CFRIF |Control Frame Receive Interrupt
* | | |The CFRIF high indicates EMAC receives a flow control frame
* | | |The CFRIF only available while EMAC is operating on full duplex mode.
* | | |If the CFRIF is high and CFRIEN (EMAC_INTEN[14]) is enabled, the RXIF will be high
* | | |Write 1 to this bit clears the CFRIF status.
* | | |0 = The EMAC does not receive the flow control frame.
* | | |1 = The EMAC receives a flow control frame.
* |[15] |WOLIF |Wake on LAN Interrupt Flag
* | | |The WOLIF high indicates EMAC receives a Magic Packet
* | | |The CFRIF only available while system is in power down mode and WOLEN is set high.
* | | |If the WOLIF is high and WOLIEN (EMAC_INTEN[15]) is enabled, the RXIF will be high
* | | |Write 1 to this bit clears the WOLIF status.
* | | |0 = The EMAC does not receive the Magic Packet.
* | | |1 = The EMAC receives a Magic Packet.
* |[16] |TXIF |Transmit Interrupt
* | | |The TXIF indicates the TX interrupt status.
* | | |If TXIF high and its corresponding enable bit, TXIEN (EMAC_INTEN[16]), is also high indicates
* | | |the EMAC generates TX interrupt to CPU
* | | |If TXIF is high but TXIEN (EMAC_INTEN[16]) is disabled, no TX interrupt is generated.
* | | |The TXIF is logic OR result of bit logic AND result of EMAC_INTSTS[28:17] and EMAC_INTEN[28:17]
* | | |In other words, if any bit of EMAC_INTSTS[28:17] is high and its corresponding enable bit
* | | |in EMAC_INTEN[28:17] is also enabled, the TXIF will be high
* | | |Because the TXIF is a logic OR result, clears EMAC_INTSTS[28:17] makes TXIF be cleared, too.
* | | |0 = No status bit in EMAC_INTSTS[28:17] is set or no enable bit in EMAC_INTEN[28:17] is enabled.
* | | |1 = At least one status in EMAC_INTSTS[28:17] is set and its corresponding enable bit
* | | |in EMAC_INTEN[28:17] is enabled, too.
* |[17] |TXUDIF |Transmit FIFO Underflow Interrupt
* | | |The TXUDIF high indicates the TXFIFO underflow occurred during packet transmission
* | | |While the TXFIFO underflow occurred, the EMAC will retransmit the packet automatically
* | | |without S/W intervention
* | | |If the TXFIFO underflow occurred often, it is recommended that modify TXFIFO threshold control,
* | | |the TXFIFOTH of FFTCR register, to higher level.
* | | |If the TXUDIF is high and TXUDIEN (EMAC_INTEN[17]) is enabled, the TXIF will be high
* | | |Write 1 to this bit clears the TXUDIF status.
* | | |0 = No TXFIFO underflow occurred during packet transmission.
* | | |1 = TXFIFO underflow occurred during packet transmission.
* |[18] |TXCPIF |Transmit Completion Interrupt
* | | |The TXCPIF indicates the packet transmission has completed correctly.
* | | |If the TXCPIF is high and TXCPIEN (EMAC_INTEN[18]) is enabled, the TXIF will be high
* | | |Write 1 to this bit clears the TXCPIF status.
* | | |0 = The packet transmission not completed.
* | | |1 = The packet transmission has completed.
* |[19] |EXDEFIF |Defer Exceed Interrupt
* | | |The EXDEFIF high indicates the frame waiting for transmission has deferred over 0.32768ms
* | | |on 100Mbps mode, or 3.2768ms on 10Mbps mode.
* | | |The deferral exceed check will only be done while bit NODEF of MCMDR is disabled, and EMAC
* | | |is operating on half-duplex mode.
* | | |If the EXDEFIF is high and EXDEFIEN (EMAC_INTEN[19]) is enabled, the TXIF will be high
* | | |Write 1 to this bit clears the EXDEFIF status.
* | | |0 = Frame waiting for transmission has not deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps).
* | | |1 = Frame waiting for transmission has deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps).
* |[20] |NCSIF |No Carrier Sense Interrupt
* | | |The NCSIF high indicates the MII I/F signal CRS does not active at the start of or during
* | | |the packet transmission
* | | |The NCSIF is only available while EMAC is operating on half-duplex mode
* | | |If the NCSIF is high and NCSIEN (EMAC_INTEN[20]) is enabled, the TXIF will be high.
* | | |Write 1 to this bit clears the NCSIF status.
* | | |0 = CRS signal actives correctly.
* | | |1 = CRS signal does not active at the start of or during the packet transmission.
* |[21] |TXABTIF |Transmit Abort Interrupt
* | | |The TXABTIF high indicates the packet incurred 16 consecutive collisions during transmission,
* | | |and then the transmission process for this packet is aborted
* | | |The transmission abort is only available while EMAC is operating on half-duplex mode.
* | | |If the TXABTIF is high and TXABTIEN (EMAC_INTEN[21]) is enabled, the TXIF will be high
* | | |Write 1 to this bit clears the TXABTIF status.
* | | |0 = Packet does not incur 16 consecutive collisions during transmission.
* | | |1 = Packet incurred 16 consecutive collisions during transmission.
* |[22] |LCIF |Late Collision Interrupt
* | | |The LCIF high indicates the collision occurred in the outside of 64 bytes collision window
* | | |This means after the 64 bytes of a frame has been transmitted out to the network, the collision
* | | |still occurred.
* | | |The late collision check will only be done while EMAC is operating on half-duplex mode
* | | |If the LCIF is high and LCIEN (EMAC_INTEN[22]) is enabled, the TXIF will be high.
* | | |Write 1 to this bit clears the LCIF status.
* | | |0 = No collision occurred in the outside of 64 bytes collision window.
* | | |1 = Collision occurred in the outside of 64 bytes collision window.
* |[23] |TDUIF |Transmit Descriptor Unavailable Interrupt
* | | |The TDUIF high indicates that there is no available TX descriptor for packet transmission and
* | | |TXDMA will stay at Halt state.
* | | |Once, the TXDMA enters the Halt state, S/W must issues a write command to TSDR register to make
* | | |TXDMA leave Halt state while new TX descriptor is available.
* | | |If the TDUIF is high and TDUIEN (EMAC_INTEN[23]) is enabled, the TXIF will be high.
* | | |Write 1 to this bit clears the TDUIF status.
* | | |0 = TX descriptor is available.
* | | |1 = TX descriptor is unavailable.
* |[24] |TXBEIF |Transmit Bus Error Interrupt
* | | |The TXBEIF high indicates the memory controller replies ERROR response while EMAC access system
* | | |memory through TXDMA during packet transmission process
* | | |Reset EMAC is recommended while TXBEIF status is high.
* | | |If the TXBEIF is high and TXBEIEN (EMAC_INTEN[24]) is enabled, the TXIF will be high.
* | | |Write 1 to this bit clears the TXBEIF status.
* | | |0 = No ERROR response is received.
* | | |1 = ERROR response is received.
* |[28] |TSALMIF |Time Stamp Alarm Interrupt
* | | |The TSALMIF high indicates the EMAC_TSSEC register value equals to EMAC_ALMSEC register and
* | | |EMAC_TSSUBSEC register value equals to register EMAC_ALMSUBLSR.
* | | |If TSALMIF is high and TSALMIEN (EMAC_INTEN[28]) enabled, the TXIF will be high.
* | | |Write 1 to this bit clears the TSALMIF status.
* | | |0 = EMAC_TSSEC did not equal EMAC_ALMSEC or EMAC_TSSUBSEC did not equal EMAC_ALMSUBSEC.
* | | |1 = EMAC_TSSEC equals EMAC_ALMSEC and EMAC_TSSUBSEC equals EMAC_ALMSUBSEC.
* @var EMAC_T::GENSTS
* Offset: 0xB4 MAC General Status Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[0] |CFR |Control Frame Received
* | | |The CFRIF high indicates EMAC receives a flow control frame
* | | |The CFRIF only available while EMAC is operating on full duplex mode.
* | | |0 = The EMAC does not receive the flow control frame.
* | | |1 = The EMAC receives a flow control frame.
* |[1] |RXHALT |Receive Halted
* | | |The RXHALT high indicates the next normal packet reception process will be halted because
* | | |the bit RXON of MCMDR is disabled be S/W.
* | | |0 = Next normal packet reception process will go on.
* | | |1 = Next normal packet reception process will be halted.
* |[2] |RXFFULL |RXFIFO Full
* | | |The RXFFULL indicates the RXFIFO is full due to four 64-byte packets are kept in RXFIFO
* | | |and the following incoming packet will be dropped.
* | | |0 = The RXFIFO is not full.
* | | |1 = The RXFIFO is full and the following incoming packet will be dropped.
* |[7:4] |COLCNT |Collision Count
* | | |The COLCNT indicates that how many collisions occurred consecutively during a packet transmission
* | | |If the packet incurred 16 consecutive collisions during transmission, the COLCNT will be
* | | |0 and bit TXABTIF will be set to 1.
* |[8] |DEF |Deferred Transmission
* | | |The DEF high indicates the packet transmission has deferred once
* | | |The DEF is only available while EMAC is operating on half-duplex mode.
* | | |0 = Packet transmission does not defer.
* | | |1 = Packet transmission has deferred once.
* |[9] |TXPAUSED |Transmission Paused
* | | |The TXPAUSED high indicates the next normal packet transmission process will be paused temporally
* | | |because EMAC received a PAUSE control frame.
* | | |0 = Next normal packet transmission process will go on.
* | | |1 = Next normal packet transmission process will be paused.
* |[10] |SQE |Signal Quality Error
* | | |The SQE high indicates the SQE error found at end of packet transmission on 10Mbps half-duplex mode
* | | |The SQE error check will only be done while both bit SQECHKEN (EMAC_CTL[17]) is enabled and EMAC
* | | |is operating on 10Mbps half-duplex mode.
* | | |0 = No SQE error found at end of packet transmission.
* | | |1 = SQE error found at end of packet transmission.
* |[11] |TXHALT |Transmission Halted
* | | |The TXHALT high indicates the next normal packet transmission process will be halted because
* | | |the bit TXON (EMAC_CTL[8]) is disabled be S/W.
* | | |0 = Next normal packet transmission process will go on.
* | | |1 = Next normal packet transmission process will be halted.
* |[12] |RPSTS |Remote Pause Status
* | | |The RPSTS indicates that remote pause counter down counting actives.
* | | |After Ethernet MAC controller sent PAUSE frame out successfully, it starts the remote pause
* | | |counter down counting
* | | |When this bit high, it's predictable that remote Ethernet MAC controller wouldn't start the packet
* | | |transmission until the down counting done.
* | | |0 = Remote pause counter down counting done.
* | | |1 = Remote pause counter down counting actives.
* @var EMAC_T::MPCNT
* Offset: 0xB8 Missed Packet Count Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[15:0] |MPCNT |Miss Packet Count
* | | |The MPCNT indicates the number of packets that were dropped due to various types of receive errors
* | | |The following type of receiving error makes missed packet counter increase:
* | | |1. Incoming packet is incurred RXFIFO overflow.
* | | |2. Incoming packet is dropped due to RXON is disabled.
* | | |3. Incoming packet is incurred CRC error.
* @var EMAC_T::RPCNT
* Offset: 0xBC MAC Receive Pause Count Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[15:0] |RPCNT |MAC Receive Pause Count
* | | |The RPCNT keeps the OPERAND field of the PAUSE control frame
* | | |It indicates how many slot time (512 bit time) the TX of EMAC will be paused.
* @var EMAC_T::FRSTS
* Offset: 0xC8 DMA Receive Frame Status Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[15:0] |RXFLT |Receive Frame LENGTH
* | | |The RXFLT keeps the LENGTH field of each incoming Ethernet packet
* | | |If the bit DENIEN (EMAC_INTEN[9]) is enabled and the LENGTH field of incoming packet has
* | | |received, the bit DENIF (EMAC_INTSTS[9]) will be set and trigger interrupt.
* | | |And, the content of LENGTH field will be stored in RXFLT.
* @var EMAC_T::CTXDSA
* Offset: 0xCC Current Transmit Descriptor Start Address Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[31:0] |CTXDSA |Current Transmit Descriptor Start Address
* | | |The CTXDSA keeps the start address of TX descriptor that is used by TXDMA currently
* | | |The CTXDSA is read only and write to this register has no effect.
* @var EMAC_T::CTXBSA
* Offset: 0xD0 Current Transmit Buffer Start Address Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[31:0] |CTXBSA |Current Transmit Buffer Start Address
* | | |The CTXDSA keeps the start address of TX frame buffer that is used by TXDMA currently
* | | |The CTXBSA is read only and write to this register has no effect.
* @var EMAC_T::CRXDSA
* Offset: 0xD4 Current Receive Descriptor Start Address Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[31:0] |CRXDSA |Current Receive Descriptor Start Address
* | | |The CRXDSA keeps the start address of RX descriptor that is used by RXDMA currently
* | | |The CRXDSA is read only and write to this register has no effect.
* @var EMAC_T::CRXBSA
* Offset: 0xD8 Current Receive Buffer Start Address Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[31:0] |CRXBSA |Current Receive Buffer Start Address
* | | |The CRXBSA keeps the start address of RX frame buffer that is used by RXDMA currently
* | | |The CRXBSA is read only and write to this register has no effect.
* @var EMAC_T::TSCTL
* Offset: 0x100 Time Stamp Control Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[0] |TSEN |Time Stamp Function Enable Bit
* | | |This bit controls if the IEEE 1588 PTP time stamp function is enabled or not.
* | | |Set this bit high to enable IEEE 1588 PTP time stamp function while set this bit low
* | | |to disable IEEE 1588 PTP time stamp function.
* | | |0 = I EEE 1588 PTP time stamp function Disabled.
* | | |1 = IEEE 1588 PTP time stamp function Enabled.
* |[1] |TSIEN |Time Stamp Counter Initialization Enable Bit
* | | |Set this bit high enables Ethernet MAC controller to load value of register EMAC_UPDSEC
* | | |and EMAC_UPDSUBSEC to PTP time stamp counter.
* | | |After the load operation finished, Ethernet MAC controller clear this bit to low automatically.
* | | |0 = Time stamp counter initialization done.
* | | |1 = Time stamp counter initialization Enabled.
* |[2] |TSMODE |Time Stamp Fine Update Enable Bit
* | | |This bit chooses the time stamp counter update mode.
* | | |0 = Time stamp counter is in coarse update mode.
* | | |1 = Time stamp counter is in fine update mode.
* |[3] |TSUPDATE |Time Stamp Counter Time Update Enable Bit
* | | |Set this bit high enables Ethernet MAC controller to add value of register EMAC_UPDSEC and
* | | |EMAC_UPDSUBSEC to PTP time stamp counter.
* | | |After the add operation finished, Ethernet MAC controller clear this bit to low automatically.
* | | |0 = No action.
* | | |1 = EMAC_UPDSEC updated to EMAC_TSSEC and EMAC_UPDSUBSEC updated to EMAC_TSSUBSEC.
* |[5] |TSALMEN |Time Stamp Alarm Enable Bit
* | | |Set this bit high enable Ethernet MAC controller to set TSALMIF (EMAC_INTSTS[28]) high when
* | | |EMAC_TSSEC equals to EMAC_ALMSEC and EMAC_TSSUBSEC equals to EMAC_ALMSUBSEC.
* | | |0 = Alarm disabled when EMAC_TSSEC equals to EMAC_ALMSEC and EMAC_TSSUBSEC equals to EMAC_ALMSUBSEC.
* | | |1 = Alarm enabled when EMAC_TSSEC equals to EMAC_ALMSEC and EMAC_TSSUBSEC equals to EMAC_ALMSUBSEC.
* @var EMAC_T::TSSEC
* Offset: 0x110 Time Stamp Counter Second Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[31:0] |SEC |Time Stamp Counter Second
* | | |This register reflects the bit [63:32] value of 64-bit reference timing counter
* | | |This 32-bit value is used as the second part of time stamp when TSEN (EMAC_TSCTL[0]) is high.
* @var EMAC_T::TSSUBSEC
* Offset: 0x114 Time Stamp Counter Sub Second Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[31:0] |SUBSEC |Time Stamp Counter Sub-second
* | | |This register reflects the bit [31:0] value of 64-bit reference timing counter
* | | |This 32-bit value is used as the sub-second part of time stamp when TSEN (EMAC_TSCTL[0]) is high.
* @var EMAC_T::TSINC
* Offset: 0x118 Time Stamp Increment Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[7:0] |CNTINC |Time Stamp Counter Increment
* | | |Time stamp counter increment value.
* | | |If TSEN (EMAC_TSCTL[0]) is high, EMAC adds EMAC_TSSUBSEC with this 8-bit value every
* | | |time when it wants to increase the EMAC_TSSUBSEC value.
* @var EMAC_T::TSADDEND
* Offset: 0x11C Time Stamp Addend Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[31:0] |ADDEND |Time Stamp Counter Addend
* | | |This register keeps a 32-bit value for accumulator to enable increment of EMAC_TSSUBSEC.
* | | |If TSEN (EMAC_TSCTL[0]) and TSMODE (EMAC_TSCTL[2]) are both high, EMAC increases accumulator
* | | |with this 32-bit value in each HCLK
* | | |Once the accumulator is overflow, it generates a enable to increase EMAC_TSSUBSEC with an 8-bit
* | | |value kept in register EMAC_TSINC.
* @var EMAC_T::UPDSEC
* Offset: 0x120 Time Stamp Update Second Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[31:0] |SEC |Time Stamp Counter Second Update
* | | |When TSIEN (EMAC_TSCTL[1]) is high
* | | |EMAC loads this 32-bit value to EMAC_TSSEC directly
* | | |When TSUPDATE (EMAC_TSCTL[3]) is high, EMAC increases EMAC_TSSEC with this 32-bit value.
* @var EMAC_T::UPDSUBSEC
* Offset: 0x124 Time Stamp Update Sub Second Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[31:0] |SUBSEC |Time Stamp Counter Sub-second Update
* | | |When TSIEN (EMAC_TSCTL[1]) is high
* | | |EMAC loads this 32-bit value to EMAC_TSSUBSEC directly
* | | |When TSUPDATE (EMAC_TSCTL[3]) is high, EMAC increases EMAC_TSSUBSEC with this 32-bit value.
* @var EMAC_T::ALMSEC
* Offset: 0x128 Time Stamp Alarm Second Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[31:0] |SEC |Time Stamp Counter Second Alarm
* | | |Time stamp counter second part alarm value.
* | | |This value is only useful when ALMEN (EMAC_TSCTL[5]) high
* | | |If ALMEN (EMAC_TSCTL[5]) is high, EMAC_TSSEC equals to EMAC_ALMSEC and EMAC_TSSUBSEC equals to
* | | |EMAC_ALMSUBSEC, Ethernet MAC controller set TSALMIF (EMAC_INTSTS[28]) high.
* @var EMAC_T::ALMSUBSEC
* Offset: 0x12C Time Stamp Alarm Sub Second Register
* ---------------------------------------------------------------------------------------------------
* |Bits |Field |Descriptions
* | :----: | :----: | :---- |
* |[31:0] |SUBSEC |Time Stamp Counter Sub-second Alarm
* | | |Time stamp counter sub-second part alarm value.
* | | |This value is only useful when ALMEN (EMAC_TSCTL[5]) high
* | | |If ALMEN (EMAC_TSCTL[5]) is high, EMAC_TSSEC equals to EMAC_ALMSEC and EMAC_TSSUBSEC equals to
* | | |EMAC_ALMSUBSEC, Ethernet MAC controller set TSALMIF (EMAC_INTSTS[28]) high.
*/
__IO uint32_t CAMCTL; /*!< [0x0000] CAM Comparison Control Register */
__IO uint32_t CAMEN; /*!< [0x0004] CAM Enable Register */
__IO uint32_t CAM0M; /*!< [0x0008] CAM0 Most Significant Word Register */
__IO uint32_t CAM0L; /*!< [0x000c] CAM0 Least Significant Word Register */
__IO uint32_t CAM1M; /*!< [0x0010] CAM1 Most Significant Word Register */
__IO uint32_t CAM1L; /*!< [0x0014] CAM1 Least Significant Word Register */
__IO uint32_t CAM2M; /*!< [0x0018] CAM2 Most Significant Word Register */
__IO uint32_t CAM2L; /*!< [0x001c] CAM2 Least Significant Word Register */
__IO uint32_t CAM3M; /*!< [0x0020] CAM3 Most Significant Word Register */
__IO uint32_t CAM3L; /*!< [0x0024] CAM3 Least Significant Word Register */
__IO uint32_t CAM4M; /*!< [0x0028] CAM4 Most Significant Word Register */
__IO uint32_t CAM4L; /*!< [0x002c] CAM4 Least Significant Word Register */
__IO uint32_t CAM5M; /*!< [0x0030] CAM5 Most Significant Word Register */
__IO uint32_t CAM5L; /*!< [0x0034] CAM5 Least Significant Word Register */
__IO uint32_t CAM6M; /*!< [0x0038] CAM6 Most Significant Word Register */
__IO uint32_t CAM6L; /*!< [0x003c] CAM6 Least Significant Word Register */
__IO uint32_t CAM7M; /*!< [0x0040] CAM7 Most Significant Word Register */
__IO uint32_t CAM7L; /*!< [0x0044] CAM7 Least Significant Word Register */
__IO uint32_t CAM8M; /*!< [0x0048] CAM8 Most Significant Word Register */
__IO uint32_t CAM8L; /*!< [0x004c] CAM8 Least Significant Word Register */
__IO uint32_t CAM9M; /*!< [0x0050] CAM9 Most Significant Word Register */
__IO uint32_t CAM9L; /*!< [0x0054] CAM9 Least Significant Word Register */
__IO uint32_t CAM10M; /*!< [0x0058] CAM10 Most Significant Word Register */
__IO uint32_t CAM10L; /*!< [0x005c] CAM10 Least Significant Word Register */
__IO uint32_t CAM11M; /*!< [0x0060] CAM11 Most Significant Word Register */
__IO uint32_t CAM11L; /*!< [0x0064] CAM11 Least Significant Word Register */
__IO uint32_t CAM12M; /*!< [0x0068] CAM12 Most Significant Word Register */
__IO uint32_t CAM12L; /*!< [0x006c] CAM12 Least Significant Word Register */
__IO uint32_t CAM13M; /*!< [0x0070] CAM13 Most Significant Word Register */
__IO uint32_t CAM13L; /*!< [0x0074] CAM13 Least Significant Word Register */
__IO uint32_t CAM14M; /*!< [0x0078] CAM14 Most Significant Word Register */
__IO uint32_t CAM14L; /*!< [0x007c] CAM14 Least Significant Word Register */
__IO uint32_t CAM15MSB; /*!< [0x0080] CAM15 Most Significant Word Register */
__IO uint32_t CAM15LSB; /*!< [0x0084] CAM15 Least Significant Word Register */
__IO uint32_t TXDSA; /*!< [0x0088] Transmit Descriptor Link List Start Address Register */
__IO uint32_t RXDSA; /*!< [0x008c] Receive Descriptor Link List Start Address Register */
__IO uint32_t CTL; /*!< [0x0090] MAC Control Register */
__IO uint32_t MIIMDAT; /*!< [0x0094] MII Management Data Register */
__IO uint32_t MIIMCTL; /*!< [0x0098] MII Management Control and Address Register */
__IO uint32_t FIFOCTL; /*!< [0x009c] FIFO Threshold Control Register */
__O uint32_t TXST; /*!< [0x00a0] Transmit Start Demand Register */
__O uint32_t RXST; /*!< [0x00a4] Receive Start Demand Register */
__IO uint32_t MRFL; /*!< [0x00a8] Maximum Receive Frame Control Register */
__IO uint32_t INTEN; /*!< [0x00ac] MAC Interrupt Enable Register */
__IO uint32_t INTSTS; /*!< [0x00b0] MAC Interrupt Status Register */
__IO uint32_t GENSTS; /*!< [0x00b4] MAC General Status Register */
__IO uint32_t MPCNT; /*!< [0x00b8] Missed Packet Count Register */
__I uint32_t RPCNT; /*!< [0x00bc] MAC Receive Pause Count Register */
/** @cond HIDDEN_SYMBOLS */
__I uint32_t RESERVE0[2];
/** @endcond */
__IO uint32_t FRSTS; /*!< [0x00c8] DMA Receive Frame Status Register */
__I uint32_t CTXDSA; /*!< [0x00cc] Current Transmit Descriptor Start Address Register */
__I uint32_t CTXBSA; /*!< [0x00d0] Current Transmit Buffer Start Address Register */
__I uint32_t CRXDSA; /*!< [0x00d4] Current Receive Descriptor Start Address Register */
__I uint32_t CRXBSA; /*!< [0x00d8] Current Receive Buffer Start Address Register */
/** @cond HIDDEN_SYMBOLS */
__I uint32_t RESERVE1[9];
/** @endcond */
__IO uint32_t TSCTL; /*!< [0x0100] Time Stamp Control Register */
/** @cond HIDDEN_SYMBOLS */
__I uint32_t RESERVE2[3];
/** @endcond */
__I uint32_t TSSEC; /*!< [0x0110] Time Stamp Counter Second Register */
__I uint32_t TSSUBSEC; /*!< [0x0114] Time Stamp Counter Sub Second Register */
__IO uint32_t TSINC; /*!< [0x0118] Time Stamp Increment Register */
__IO uint32_t TSADDEND; /*!< [0x011c] Time Stamp Addend Register */
__IO uint32_t UPDSEC; /*!< [0x0120] Time Stamp Update Second Register */
__IO uint32_t UPDSUBSEC; /*!< [0x0124] Time Stamp Update Sub Second Register */
__IO uint32_t ALMSEC; /*!< [0x0128] Time Stamp Alarm Second Register */
__IO uint32_t ALMSUBSEC; /*!< [0x012c] Time Stamp Alarm Sub Second Register */
} EMAC_T;
/**
@addtogroup EMAC_CONST EMAC Bit Field Definition
Constant Definitions for EMAC Controller
@{ */
#define EMAC_CAMCTL_AUP_Pos (0) /*!< EMAC_T::CAMCTL: AUP Position */
#define EMAC_CAMCTL_AUP_Msk (0x1ul << EMAC_CAMCTL_AUP_Pos) /*!< EMAC_T::CAMCTL: AUP Mask */
#define EMAC_CAMCTL_AMP_Pos (1) /*!< EMAC_T::CAMCTL: AMP Position */
#define EMAC_CAMCTL_AMP_Msk (0x1ul << EMAC_CAMCTL_AMP_Pos) /*!< EMAC_T::CAMCTL: AMP Mask */
#define EMAC_CAMCTL_ABP_Pos (2) /*!< EMAC_T::CAMCTL: ABP Position */
#define EMAC_CAMCTL_ABP_Msk (0x1ul << EMAC_CAMCTL_ABP_Pos) /*!< EMAC_T::CAMCTL: ABP Mask */
#define EMAC_CAMCTL_COMPEN_Pos (3) /*!< EMAC_T::CAMCTL: COMPEN Position */
#define EMAC_CAMCTL_COMPEN_Msk (0x1ul << EMAC_CAMCTL_COMPEN_Pos) /*!< EMAC_T::CAMCTL: COMPEN Mask */
#define EMAC_CAMCTL_CMPEN_Pos (4) /*!< EMAC_T::CAMCTL: CMPEN Position */
#define EMAC_CAMCTL_CMPEN_Msk (0x1ul << EMAC_CAMCTL_CMPEN_Pos) /*!< EMAC_T::CAMCTL: CMPEN Mask */
#define EMAC_CAMEN_CAMxEN_Pos (0) /*!< EMAC_T::CAMEN: CAMxEN Position */
#define EMAC_CAMEN_CAMxEN_Msk (0x1ul << EMAC_CAMEN_CAMxEN_Pos) /*!< EMAC_T::CAMEN: CAMxEN Mask */
#define EMAC_CAM0M_MACADDR2_Pos (0) /*!< EMAC_T::CAM0M: MACADDR2 Position */
#define EMAC_CAM0M_MACADDR2_Msk (0xfful << EMAC_CAM0M_MACADDR2_Pos) /*!< EMAC_T::CAM0M: MACADDR2 Mask */
#define EMAC_CAM0M_MACADDR3_Pos (8) /*!< EMAC_T::CAM0M: MACADDR3 Position */
#define EMAC_CAM0M_MACADDR3_Msk (0xfful << EMAC_CAM0M_MACADDR3_Pos) /*!< EMAC_T::CAM0M: MACADDR3 Mask */
#define EMAC_CAM0M_MACADDR4_Pos (16) /*!< EMAC_T::CAM0M: MACADDR4 Position */
#define EMAC_CAM0M_MACADDR4_Msk (0xfful << EMAC_CAM0M_MACADDR4_Pos) /*!< EMAC_T::CAM0M: MACADDR4 Mask */
#define EMAC_CAM0M_MACADDR5_Pos (24) /*!< EMAC_T::CAM0M: MACADDR5 Position */
#define EMAC_CAM0M_MACADDR5_Msk (0xfful << EMAC_CAM0M_MACADDR5_Pos) /*!< EMAC_T::CAM0M: MACADDR5 Mask */
#define EMAC_CAM0L_MACADDR0_Pos (16) /*!< EMAC_T::CAM0L: MACADDR0 Position */
#define EMAC_CAM0L_MACADDR0_Msk (0xfful << EMAC_CAM0L_MACADDR0_Pos) /*!< EMAC_T::CAM0L: MACADDR0 Mask */
#define EMAC_CAM0L_MACADDR1_Pos (24) /*!< EMAC_T::CAM0L: MACADDR1 Position */
#define EMAC_CAM0L_MACADDR1_Msk (0xfful << EMAC_CAM0L_MACADDR1_Pos) /*!< EMAC_T::CAM0L: MACADDR1 Mask */
#define EMAC_CAM1M_MACADDR2_Pos (0) /*!< EMAC_T::CAM1M: MACADDR2 Position */
#define EMAC_CAM1M_MACADDR2_Msk (0xfful << EMAC_CAM1M_MACADDR2_Pos) /*!< EMAC_T::CAM1M: MACADDR2 Mask */
#define EMAC_CAM1M_MACADDR3_Pos (8) /*!< EMAC_T::CAM1M: MACADDR3 Position */
#define EMAC_CAM1M_MACADDR3_Msk (0xfful << EMAC_CAM1M_MACADDR3_Pos) /*!< EMAC_T::CAM1M: MACADDR3 Mask */
#define EMAC_CAM1M_MACADDR4_Pos (16) /*!< EMAC_T::CAM1M: MACADDR4 Position */
#define EMAC_CAM1M_MACADDR4_Msk (0xfful << EMAC_CAM1M_MACADDR4_Pos) /*!< EMAC_T::CAM1M: MACADDR4 Mask */
#define EMAC_CAM1M_MACADDR5_Pos (24) /*!< EMAC_T::CAM1M: MACADDR5 Position */
#define EMAC_CAM1M_MACADDR5_Msk (0xfful << EMAC_CAM1M_MACADDR5_Pos) /*!< EMAC_T::CAM1M: MACADDR5 Mask */
#define EMAC_CAM1L_MACADDR0_Pos (16) /*!< EMAC_T::CAM1L: MACADDR0 Position */
#define EMAC_CAM1L_MACADDR0_Msk (0xfful << EMAC_CAM1L_MACADDR0_Pos) /*!< EMAC_T::CAM1L: MACADDR0 Mask */
#define EMAC_CAM1L_MACADDR1_Pos (24) /*!< EMAC_T::CAM1L: MACADDR1 Position */
#define EMAC_CAM1L_MACADDR1_Msk (0xfful << EMAC_CAM1L_MACADDR1_Pos) /*!< EMAC_T::CAM1L: MACADDR1 Mask */
#define EMAC_CAM2M_MACADDR2_Pos (0) /*!< EMAC_T::CAM2M: MACADDR2 Position */
#define EMAC_CAM2M_MACADDR2_Msk (0xfful << EMAC_CAM2M_MACADDR2_Pos) /*!< EMAC_T::CAM2M: MACADDR2 Mask */
#define EMAC_CAM2M_MACADDR3_Pos (8) /*!< EMAC_T::CAM2M: MACADDR3 Position */
#define EMAC_CAM2M_MACADDR3_Msk (0xfful << EMAC_CAM2M_MACADDR3_Pos) /*!< EMAC_T::CAM2M: MACADDR3 Mask */
#define EMAC_CAM2M_MACADDR4_Pos (16) /*!< EMAC_T::CAM2M: MACADDR4 Position */
#define EMAC_CAM2M_MACADDR4_Msk (0xfful << EMAC_CAM2M_MACADDR4_Pos) /*!< EMAC_T::CAM2M: MACADDR4 Mask */
#define EMAC_CAM2M_MACADDR5_Pos (24) /*!< EMAC_T::CAM2M: MACADDR5 Position */
#define EMAC_CAM2M_MACADDR5_Msk (0xfful << EMAC_CAM2M_MACADDR5_Pos) /*!< EMAC_T::CAM2M: MACADDR5 Mask */
#define EMAC_CAM2L_MACADDR0_Pos (16) /*!< EMAC_T::CAM2L: MACADDR0 Position */
#define EMAC_CAM2L_MACADDR0_Msk (0xfful << EMAC_CAM2L_MACADDR0_Pos) /*!< EMAC_T::CAM2L: MACADDR0 Mask */
#define EMAC_CAM2L_MACADDR1_Pos (24) /*!< EMAC_T::CAM2L: MACADDR1 Position */
#define EMAC_CAM2L_MACADDR1_Msk (0xfful << EMAC_CAM2L_MACADDR1_Pos) /*!< EMAC_T::CAM2L: MACADDR1 Mask */
#define EMAC_CAM3M_MACADDR2_Pos (0) /*!< EMAC_T::CAM3M: MACADDR2 Position */
#define EMAC_CAM3M_MACADDR2_Msk (0xfful << EMAC_CAM3M_MACADDR2_Pos) /*!< EMAC_T::CAM3M: MACADDR2 Mask */
#define EMAC_CAM3M_MACADDR3_Pos (8) /*!< EMAC_T::CAM3M: MACADDR3 Position */
#define EMAC_CAM3M_MACADDR3_Msk (0xfful << EMAC_CAM3M_MACADDR3_Pos) /*!< EMAC_T::CAM3M: MACADDR3 Mask */
#define EMAC_CAM3M_MACADDR4_Pos (16) /*!< EMAC_T::CAM3M: MACADDR4 Position */
#define EMAC_CAM3M_MACADDR4_Msk (0xfful << EMAC_CAM3M_MACADDR4_Pos) /*!< EMAC_T::CAM3M: MACADDR4 Mask */
#define EMAC_CAM3M_MACADDR5_Pos (24) /*!< EMAC_T::CAM3M: MACADDR5 Position */
#define EMAC_CAM3M_MACADDR5_Msk (0xfful << EMAC_CAM3M_MACADDR5_Pos) /*!< EMAC_T::CAM3M: MACADDR5 Mask */
#define EMAC_CAM3L_MACADDR0_Pos (16) /*!< EMAC_T::CAM3L: MACADDR0 Position */
#define EMAC_CAM3L_MACADDR0_Msk (0xfful << EMAC_CAM3L_MACADDR0_Pos) /*!< EMAC_T::CAM3L: MACADDR0 Mask */
#define EMAC_CAM3L_MACADDR1_Pos (24) /*!< EMAC_T::CAM3L: MACADDR1 Position */
#define EMAC_CAM3L_MACADDR1_Msk (0xfful << EMAC_CAM3L_MACADDR1_Pos) /*!< EMAC_T::CAM3L: MACADDR1 Mask */
#define EMAC_CAM4M_MACADDR2_Pos (0) /*!< EMAC_T::CAM4M: MACADDR2 Position */
#define EMAC_CAM4M_MACADDR2_Msk (0xfful << EMAC_CAM4M_MACADDR2_Pos) /*!< EMAC_T::CAM4M: MACADDR2 Mask */
#define EMAC_CAM4M_MACADDR3_Pos (8) /*!< EMAC_T::CAM4M: MACADDR3 Position */
#define EMAC_CAM4M_MACADDR3_Msk (0xfful << EMAC_CAM4M_MACADDR3_Pos) /*!< EMAC_T::CAM4M: MACADDR3 Mask */
#define EMAC_CAM4M_MACADDR4_Pos (16) /*!< EMAC_T::CAM4M: MACADDR4 Position */
#define EMAC_CAM4M_MACADDR4_Msk (0xfful << EMAC_CAM4M_MACADDR4_Pos) /*!< EMAC_T::CAM4M: MACADDR4 Mask */
#define EMAC_CAM4M_MACADDR5_Pos (24) /*!< EMAC_T::CAM4M: MACADDR5 Position */
#define EMAC_CAM4M_MACADDR5_Msk (0xfful << EMAC_CAM4M_MACADDR5_Pos) /*!< EMAC_T::CAM4M: MACADDR5 Mask */
#define EMAC_CAM4L_MACADDR0_Pos (16) /*!< EMAC_T::CAM4L: MACADDR0 Position */
#define EMAC_CAM4L_MACADDR0_Msk (0xfful << EMAC_CAM4L_MACADDR0_Pos) /*!< EMAC_T::CAM4L: MACADDR0 Mask */
#define EMAC_CAM4L_MACADDR1_Pos (24) /*!< EMAC_T::CAM4L: MACADDR1 Position */
#define EMAC_CAM4L_MACADDR1_Msk (0xfful << EMAC_CAM4L_MACADDR1_Pos) /*!< EMAC_T::CAM4L: MACADDR1 Mask */
#define EMAC_CAM5M_MACADDR2_Pos (0) /*!< EMAC_T::CAM5M: MACADDR2 Position */
#define EMAC_CAM5M_MACADDR2_Msk (0xfful << EMAC_CAM5M_MACADDR2_Pos) /*!< EMAC_T::CAM5M: MACADDR2 Mask */
#define EMAC_CAM5M_MACADDR3_Pos (8) /*!< EMAC_T::CAM5M: MACADDR3 Position */
#define EMAC_CAM5M_MACADDR3_Msk (0xfful << EMAC_CAM5M_MACADDR3_Pos) /*!< EMAC_T::CAM5M: MACADDR3 Mask */
#define EMAC_CAM5M_MACADDR4_Pos (16) /*!< EMAC_T::CAM5M: MACADDR4 Position */
#define EMAC_CAM5M_MACADDR4_Msk (0xfful << EMAC_CAM5M_MACADDR4_Pos) /*!< EMAC_T::CAM5M: MACADDR4 Mask */
#define EMAC_CAM5M_MACADDR5_Pos (24) /*!< EMAC_T::CAM5M: MACADDR5 Position */
#define EMAC_CAM5M_MACADDR5_Msk (0xfful << EMAC_CAM5M_MACADDR5_Pos) /*!< EMAC_T::CAM5M: MACADDR5 Mask */
#define EMAC_CAM5L_MACADDR0_Pos (16) /*!< EMAC_T::CAM5L: MACADDR0 Position */
#define EMAC_CAM5L_MACADDR0_Msk (0xfful << EMAC_CAM5L_MACADDR0_Pos) /*!< EMAC_T::CAM5L: MACADDR0 Mask */
#define EMAC_CAM5L_MACADDR1_Pos (24) /*!< EMAC_T::CAM5L: MACADDR1 Position */
#define EMAC_CAM5L_MACADDR1_Msk (0xfful << EMAC_CAM5L_MACADDR1_Pos) /*!< EMAC_T::CAM5L: MACADDR1 Mask */
#define EMAC_CAM6M_MACADDR2_Pos (0) /*!< EMAC_T::CAM6M: MACADDR2 Position */
#define EMAC_CAM6M_MACADDR2_Msk (0xfful << EMAC_CAM6M_MACADDR2_Pos) /*!< EMAC_T::CAM6M: MACADDR2 Mask */
#define EMAC_CAM6M_MACADDR3_Pos (8) /*!< EMAC_T::CAM6M: MACADDR3 Position */
#define EMAC_CAM6M_MACADDR3_Msk (0xfful << EMAC_CAM6M_MACADDR3_Pos) /*!< EMAC_T::CAM6M: MACADDR3 Mask */
#define EMAC_CAM6M_MACADDR4_Pos (16) /*!< EMAC_T::CAM6M: MACADDR4 Position */
#define EMAC_CAM6M_MACADDR4_Msk (0xfful << EMAC_CAM6M_MACADDR4_Pos) /*!< EMAC_T::CAM6M: MACADDR4 Mask */
#define EMAC_CAM6M_MACADDR5_Pos (24) /*!< EMAC_T::CAM6M: MACADDR5 Position */
#define EMAC_CAM6M_MACADDR5_Msk (0xfful << EMAC_CAM6M_MACADDR5_Pos) /*!< EMAC_T::CAM6M: MACADDR5 Mask */
#define EMAC_CAM6L_MACADDR0_Pos (16) /*!< EMAC_T::CAM6L: MACADDR0 Position */
#define EMAC_CAM6L_MACADDR0_Msk (0xfful << EMAC_CAM6L_MACADDR0_Pos) /*!< EMAC_T::CAM6L: MACADDR0 Mask */
#define EMAC_CAM6L_MACADDR1_Pos (24) /*!< EMAC_T::CAM6L: MACADDR1 Position */
#define EMAC_CAM6L_MACADDR1_Msk (0xfful << EMAC_CAM6L_MACADDR1_Pos) /*!< EMAC_T::CAM6L: MACADDR1 Mask */
#define EMAC_CAM7M_MACADDR2_Pos (0) /*!< EMAC_T::CAM7M: MACADDR2 Position */
#define EMAC_CAM7M_MACADDR2_Msk (0xfful << EMAC_CAM7M_MACADDR2_Pos) /*!< EMAC_T::CAM7M: MACADDR2 Mask */
#define EMAC_CAM7M_MACADDR3_Pos (8) /*!< EMAC_T::CAM7M: MACADDR3 Position */
#define EMAC_CAM7M_MACADDR3_Msk (0xfful << EMAC_CAM7M_MACADDR3_Pos) /*!< EMAC_T::CAM7M: MACADDR3 Mask */
#define EMAC_CAM7M_MACADDR4_Pos (16) /*!< EMAC_T::CAM7M: MACADDR4 Position */
#define EMAC_CAM7M_MACADDR4_Msk (0xfful << EMAC_CAM7M_MACADDR4_Pos) /*!< EMAC_T::CAM7M: MACADDR4 Mask */
#define EMAC_CAM7M_MACADDR5_Pos (24) /*!< EMAC_T::CAM7M: MACADDR5 Position */
#define EMAC_CAM7M_MACADDR5_Msk (0xfful << EMAC_CAM7M_MACADDR5_Pos) /*!< EMAC_T::CAM7M: MACADDR5 Mask */
#define EMAC_CAM7L_MACADDR0_Pos (16) /*!< EMAC_T::CAM7L: MACADDR0 Position */
#define EMAC_CAM7L_MACADDR0_Msk (0xfful << EMAC_CAM7L_MACADDR0_Pos) /*!< EMAC_T::CAM7L: MACADDR0 Mask */
#define EMAC_CAM7L_MACADDR1_Pos (24) /*!< EMAC_T::CAM7L: MACADDR1 Position */
#define EMAC_CAM7L_MACADDR1_Msk (0xfful << EMAC_CAM7L_MACADDR1_Pos) /*!< EMAC_T::CAM7L: MACADDR1 Mask */
#define EMAC_CAM8M_MACADDR2_Pos (0) /*!< EMAC_T::CAM8M: MACADDR2 Position */
#define EMAC_CAM8M_MACADDR2_Msk (0xfful << EMAC_CAM8M_MACADDR2_Pos) /*!< EMAC_T::CAM8M: MACADDR2 Mask */
#define EMAC_CAM8M_MACADDR3_Pos (8) /*!< EMAC_T::CAM8M: MACADDR3 Position */
#define EMAC_CAM8M_MACADDR3_Msk (0xfful << EMAC_CAM8M_MACADDR3_Pos) /*!< EMAC_T::CAM8M: MACADDR3 Mask */
#define EMAC_CAM8M_MACADDR4_Pos (16) /*!< EMAC_T::CAM8M: MACADDR4 Position */
#define EMAC_CAM8M_MACADDR4_Msk (0xfful << EMAC_CAM8M_MACADDR4_Pos) /*!< EMAC_T::CAM8M: MACADDR4 Mask */
#define EMAC_CAM8M_MACADDR5_Pos (24) /*!< EMAC_T::CAM8M: MACADDR5 Position */
#define EMAC_CAM8M_MACADDR5_Msk (0xfful << EMAC_CAM8M_MACADDR5_Pos) /*!< EMAC_T::CAM8M: MACADDR5 Mask */
#define EMAC_CAM8L_MACADDR0_Pos (16) /*!< EMAC_T::CAM8L: MACADDR0 Position */
#define EMAC_CAM8L_MACADDR0_Msk (0xfful << EMAC_CAM8L_MACADDR0_Pos) /*!< EMAC_T::CAM8L: MACADDR0 Mask */
#define EMAC_CAM8L_MACADDR1_Pos (24) /*!< EMAC_T::CAM8L: MACADDR1 Position */
#define EMAC_CAM8L_MACADDR1_Msk (0xfful << EMAC_CAM8L_MACADDR1_Pos) /*!< EMAC_T::CAM8L: MACADDR1 Mask */
#define EMAC_CAM9M_MACADDR2_Pos (0) /*!< EMAC_T::CAM9M: MACADDR2 Position */
#define EMAC_CAM9M_MACADDR2_Msk (0xfful << EMAC_CAM9M_MACADDR2_Pos) /*!< EMAC_T::CAM9M: MACADDR2 Mask */
#define EMAC_CAM9M_MACADDR3_Pos (8) /*!< EMAC_T::CAM9M: MACADDR3 Position */
#define EMAC_CAM9M_MACADDR3_Msk (0xfful << EMAC_CAM9M_MACADDR3_Pos) /*!< EMAC_T::CAM9M: MACADDR3 Mask */
#define EMAC_CAM9M_MACADDR4_Pos (16) /*!< EMAC_T::CAM9M: MACADDR4 Position */
#define EMAC_CAM9M_MACADDR4_Msk (0xfful << EMAC_CAM9M_MACADDR4_Pos) /*!< EMAC_T::CAM9M: MACADDR4 Mask */
#define EMAC_CAM9M_MACADDR5_Pos (24) /*!< EMAC_T::CAM9M: MACADDR5 Position */
#define EMAC_CAM9M_MACADDR5_Msk (0xfful << EMAC_CAM9M_MACADDR5_Pos) /*!< EMAC_T::CAM9M: MACADDR5 Mask */
#define EMAC_CAM9L_MACADDR0_Pos (16) /*!< EMAC_T::CAM9L: MACADDR0 Position */
#define EMAC_CAM9L_MACADDR0_Msk (0xfful << EMAC_CAM9L_MACADDR0_Pos) /*!< EMAC_T::CAM9L: MACADDR0 Mask */
#define EMAC_CAM9L_MACADDR1_Pos (24) /*!< EMAC_T::CAM9L: MACADDR1 Position */
#define EMAC_CAM9L_MACADDR1_Msk (0xfful << EMAC_CAM9L_MACADDR1_Pos) /*!< EMAC_T::CAM9L: MACADDR1 Mask */
#define EMAC_CAM10M_MACADDR2_Pos (0) /*!< EMAC_T::CAM10M: MACADDR2 Position */
#define EMAC_CAM10M_MACADDR2_Msk (0xfful << EMAC_CAM10M_MACADDR2_Pos) /*!< EMAC_T::CAM10M: MACADDR2 Mask */
#define EMAC_CAM10M_MACADDR3_Pos (8) /*!< EMAC_T::CAM10M: MACADDR3 Position */
#define EMAC_CAM10M_MACADDR3_Msk (0xfful << EMAC_CAM10M_MACADDR3_Pos) /*!< EMAC_T::CAM10M: MACADDR3 Mask */
#define EMAC_CAM10M_MACADDR4_Pos (16) /*!< EMAC_T::CAM10M: MACADDR4 Position */
#define EMAC_CAM10M_MACADDR4_Msk (0xfful << EMAC_CAM10M_MACADDR4_Pos) /*!< EMAC_T::CAM10M: MACADDR4 Mask */
#define EMAC_CAM10M_MACADDR5_Pos (24) /*!< EMAC_T::CAM10M: MACADDR5 Position */
#define EMAC_CAM10M_MACADDR5_Msk (0xfful << EMAC_CAM10M_MACADDR5_Pos) /*!< EMAC_T::CAM10M: MACADDR5 Mask */
#define EMAC_CAM10L_MACADDR0_Pos (16) /*!< EMAC_T::CAM10L: MACADDR0 Position */
#define EMAC_CAM10L_MACADDR0_Msk (0xfful << EMAC_CAM10L_MACADDR0_Pos) /*!< EMAC_T::CAM10L: MACADDR0 Mask */
#define EMAC_CAM10L_MACADDR1_Pos (24) /*!< EMAC_T::CAM10L: MACADDR1 Position */
#define EMAC_CAM10L_MACADDR1_Msk (0xfful << EMAC_CAM10L_MACADDR1_Pos) /*!< EMAC_T::CAM10L: MACADDR1 Mask */
#define EMAC_CAM11M_MACADDR2_Pos (0) /*!< EMAC_T::CAM11M: MACADDR2 Position */
#define EMAC_CAM11M_MACADDR2_Msk (0xfful << EMAC_CAM11M_MACADDR2_Pos) /*!< EMAC_T::CAM11M: MACADDR2 Mask */
#define EMAC_CAM11M_MACADDR3_Pos (8) /*!< EMAC_T::CAM11M: MACADDR3 Position */
#define EMAC_CAM11M_MACADDR3_Msk (0xfful << EMAC_CAM11M_MACADDR3_Pos) /*!< EMAC_T::CAM11M: MACADDR3 Mask */
#define EMAC_CAM11M_MACADDR4_Pos (16) /*!< EMAC_T::CAM11M: MACADDR4 Position */
#define EMAC_CAM11M_MACADDR4_Msk (0xfful << EMAC_CAM11M_MACADDR4_Pos) /*!< EMAC_T::CAM11M: MACADDR4 Mask */
#define EMAC_CAM11M_MACADDR5_Pos (24) /*!< EMAC_T::CAM11M: MACADDR5 Position */
#define EMAC_CAM11M_MACADDR5_Msk (0xfful << EMAC_CAM11M_MACADDR5_Pos) /*!< EMAC_T::CAM11M: MACADDR5 Mask */
#define EMAC_CAM11L_MACADDR0_Pos (16) /*!< EMAC_T::CAM11L: MACADDR0 Position */
#define EMAC_CAM11L_MACADDR0_Msk (0xfful << EMAC_CAM11L_MACADDR0_Pos) /*!< EMAC_T::CAM11L: MACADDR0 Mask */
#define EMAC_CAM11L_MACADDR1_Pos (24) /*!< EMAC_T::CAM11L: MACADDR1 Position */
#define EMAC_CAM11L_MACADDR1_Msk (0xfful << EMAC_CAM11L_MACADDR1_Pos) /*!< EMAC_T::CAM11L: MACADDR1 Mask */
#define EMAC_CAM12M_MACADDR2_Pos (0) /*!< EMAC_T::CAM12M: MACADDR2 Position */
#define EMAC_CAM12M_MACADDR2_Msk (0xfful << EMAC_CAM12M_MACADDR2_Pos) /*!< EMAC_T::CAM12M: MACADDR2 Mask */
#define EMAC_CAM12M_MACADDR3_Pos (8) /*!< EMAC_T::CAM12M: MACADDR3 Position */
#define EMAC_CAM12M_MACADDR3_Msk (0xfful << EMAC_CAM12M_MACADDR3_Pos) /*!< EMAC_T::CAM12M: MACADDR3 Mask */
#define EMAC_CAM12M_MACADDR4_Pos (16) /*!< EMAC_T::CAM12M: MACADDR4 Position */
#define EMAC_CAM12M_MACADDR4_Msk (0xfful << EMAC_CAM12M_MACADDR4_Pos) /*!< EMAC_T::CAM12M: MACADDR4 Mask */
#define EMAC_CAM12M_MACADDR5_Pos (24) /*!< EMAC_T::CAM12M: MACADDR5 Position */
#define EMAC_CAM12M_MACADDR5_Msk (0xfful << EMAC_CAM12M_MACADDR5_Pos) /*!< EMAC_T::CAM12M: MACADDR5 Mask */
#define EMAC_CAM12L_MACADDR0_Pos (16) /*!< EMAC_T::CAM12L: MACADDR0 Position */
#define EMAC_CAM12L_MACADDR0_Msk (0xfful << EMAC_CAM12L_MACADDR0_Pos) /*!< EMAC_T::CAM12L: MACADDR0 Mask */
#define EMAC_CAM12L_MACADDR1_Pos (24) /*!< EMAC_T::CAM12L: MACADDR1 Position */
#define EMAC_CAM12L_MACADDR1_Msk (0xfful << EMAC_CAM12L_MACADDR1_Pos) /*!< EMAC_T::CAM12L: MACADDR1 Mask */
#define EMAC_CAM13M_MACADDR2_Pos (0) /*!< EMAC_T::CAM13M: MACADDR2 Position */
#define EMAC_CAM13M_MACADDR2_Msk (0xfful << EMAC_CAM13M_MACADDR2_Pos) /*!< EMAC_T::CAM13M: MACADDR2 Mask */
#define EMAC_CAM13M_MACADDR3_Pos (8) /*!< EMAC_T::CAM13M: MACADDR3 Position */
#define EMAC_CAM13M_MACADDR3_Msk (0xfful << EMAC_CAM13M_MACADDR3_Pos) /*!< EMAC_T::CAM13M: MACADDR3 Mask */
#define EMAC_CAM13M_MACADDR4_Pos (16) /*!< EMAC_T::CAM13M: MACADDR4 Position */
#define EMAC_CAM13M_MACADDR4_Msk (0xfful << EMAC_CAM13M_MACADDR4_Pos) /*!< EMAC_T::CAM13M: MACADDR4 Mask */
#define EMAC_CAM13M_MACADDR5_Pos (24) /*!< EMAC_T::CAM13M: MACADDR5 Position */
#define EMAC_CAM13M_MACADDR5_Msk (0xfful << EMAC_CAM13M_MACADDR5_Pos) /*!< EMAC_T::CAM13M: MACADDR5 Mask */
#define EMAC_CAM13L_MACADDR0_Pos (16) /*!< EMAC_T::CAM13L: MACADDR0 Position */
#define EMAC_CAM13L_MACADDR0_Msk (0xfful << EMAC_CAM13L_MACADDR0_Pos) /*!< EMAC_T::CAM13L: MACADDR0 Mask */
#define EMAC_CAM13L_MACADDR1_Pos (24) /*!< EMAC_T::CAM13L: MACADDR1 Position */
#define EMAC_CAM13L_MACADDR1_Msk (0xfful << EMAC_CAM13L_MACADDR1_Pos) /*!< EMAC_T::CAM13L: MACADDR1 Mask */
#define EMAC_CAM14M_MACADDR2_Pos (0) /*!< EMAC_T::CAM14M: MACADDR2 Position */
#define EMAC_CAM14M_MACADDR2_Msk (0xfful << EMAC_CAM14M_MACADDR2_Pos) /*!< EMAC_T::CAM14M: MACADDR2 Mask */
#define EMAC_CAM14M_MACADDR3_Pos (8) /*!< EMAC_T::CAM14M: MACADDR3 Position */
#define EMAC_CAM14M_MACADDR3_Msk (0xfful << EMAC_CAM14M_MACADDR3_Pos) /*!< EMAC_T::CAM14M: MACADDR3 Mask */
#define EMAC_CAM14M_MACADDR4_Pos (16) /*!< EMAC_T::CAM14M: MACADDR4 Position */
#define EMAC_CAM14M_MACADDR4_Msk (0xfful << EMAC_CAM14M_MACADDR4_Pos) /*!< EMAC_T::CAM14M: MACADDR4 Mask */
#define EMAC_CAM14M_MACADDR5_Pos (24) /*!< EMAC_T::CAM14M: MACADDR5 Position */
#define EMAC_CAM14M_MACADDR5_Msk (0xfful << EMAC_CAM14M_MACADDR5_Pos) /*!< EMAC_T::CAM14M: MACADDR5 Mask */
#define EMAC_CAM14L_MACADDR0_Pos (16) /*!< EMAC_T::CAM14L: MACADDR0 Position */
#define EMAC_CAM14L_MACADDR0_Msk (0xfful << EMAC_CAM14L_MACADDR0_Pos) /*!< EMAC_T::CAM14L: MACADDR0 Mask */
#define EMAC_CAM14L_MACADDR1_Pos (24) /*!< EMAC_T::CAM14L: MACADDR1 Position */
#define EMAC_CAM14L_MACADDR1_Msk (0xfful << EMAC_CAM14L_MACADDR1_Pos) /*!< EMAC_T::CAM14L: MACADDR1 Mask */
#define EMAC_CAM15MSB_OPCODE_Pos (0) /*!< EMAC_T::CAM15MSB: OPCODE Position */
#define EMAC_CAM15MSB_OPCODE_Msk (0xfffful << EMAC_CAM15MSB_OPCODE_Pos) /*!< EMAC_T::CAM15MSB: OPCODE Mask */
#define EMAC_CAM15MSB_LENGTH_Pos (16) /*!< EMAC_T::CAM15MSB: LENGTH Position */
#define EMAC_CAM15MSB_LENGTH_Msk (0xfffful << EMAC_CAM15MSB_LENGTH_Pos) /*!< EMAC_T::CAM15MSB: LENGTH Mask */
#define EMAC_CAM15LSB_OPERAND_Pos (24) /*!< EMAC_T::CAM15LSB: OPERAND Position */
#define EMAC_CAM15LSB_OPERAND_Msk (0xfful << EMAC_CAM15LSB_OPERAND_Pos) /*!< EMAC_T::CAM15LSB: OPERAND Mask */
#define EMAC_TXDSA_TXDSA_Pos (0) /*!< EMAC_T::TXDSA: TXDSA Position */
#define EMAC_TXDSA_TXDSA_Msk (0xfffffffful << EMAC_TXDSA_TXDSA_Pos) /*!< EMAC_T::TXDSA: TXDSA Mask */
#define EMAC_RXDSA_RXDSA_Pos (0) /*!< EMAC_T::RXDSA: RXDSA Position */
#define EMAC_RXDSA_RXDSA_Msk (0xfffffffful << EMAC_RXDSA_RXDSA_Pos) /*!< EMAC_T::RXDSA: RXDSA Mask */
#define EMAC_CTL_RXON_Pos (0) /*!< EMAC_T::CTL: RXON Position */
#define EMAC_CTL_RXON_Msk (0x1ul << EMAC_CTL_RXON_Pos) /*!< EMAC_T::CTL: RXON Mask */
#define EMAC_CTL_ALP_Pos (1) /*!< EMAC_T::CTL: ALP Position */
#define EMAC_CTL_ALP_Msk (0x1ul << EMAC_CTL_ALP_Pos) /*!< EMAC_T::CTL: ALP Mask */
#define EMAC_CTL_ARP_Pos (2) /*!< EMAC_T::CTL: ARP Position */
#define EMAC_CTL_ARP_Msk (0x1ul << EMAC_CTL_ARP_Pos) /*!< EMAC_T::CTL: ARP Mask */
#define EMAC_CTL_ACP_Pos (3) /*!< EMAC_T::CTL: ACP Position */
#define EMAC_CTL_ACP_Msk (0x1ul << EMAC_CTL_ACP_Pos) /*!< EMAC_T::CTL: ACP Mask */
#define EMAC_CTL_AEP_Pos (4) /*!< EMAC_T::CTL: AEP Position */
#define EMAC_CTL_AEP_Msk (0x1ul << EMAC_CTL_AEP_Pos) /*!< EMAC_T::CTL: AEP Mask */
#define EMAC_CTL_STRIPCRC_Pos (5) /*!< EMAC_T::CTL: STRIPCRC Position */
#define EMAC_CTL_STRIPCRC_Msk (0x1ul << EMAC_CTL_STRIPCRC_Pos) /*!< EMAC_T::CTL: STRIPCRC Mask */
#define EMAC_CTL_WOLEN_Pos (6) /*!< EMAC_T::CTL: WOLEN Position */
#define EMAC_CTL_WOLEN_Msk (0x1ul << EMAC_CTL_WOLEN_Pos) /*!< EMAC_T::CTL: WOLEN Mask */
#define EMAC_CTL_TXON_Pos (8) /*!< EMAC_T::CTL: TXON Position */
#define EMAC_CTL_TXON_Msk (0x1ul << EMAC_CTL_TXON_Pos) /*!< EMAC_T::CTL: TXON Mask */
#define EMAC_CTL_NODEF_Pos (9) /*!< EMAC_T::CTL: NODEF Position */
#define EMAC_CTL_NODEF_Msk (0x1ul << EMAC_CTL_NODEF_Pos) /*!< EMAC_T::CTL: NODEF Mask */
#define EMAC_CTL_SDPZ_Pos (16) /*!< EMAC_T::CTL: SDPZ Position */
#define EMAC_CTL_SDPZ_Msk (0x1ul << EMAC_CTL_SDPZ_Pos) /*!< EMAC_T::CTL: SDPZ Mask */
#define EMAC_CTL_SQECHKEN_Pos (17) /*!< EMAC_T::CTL: SQECHKEN Position */
#define EMAC_CTL_SQECHKEN_Msk (0x1ul << EMAC_CTL_SQECHKEN_Pos) /*!< EMAC_T::CTL: SQECHKEN Mask */
#define EMAC_CTL_FUDUP_Pos (18) /*!< EMAC_T::CTL: FUDUP Position */
#define EMAC_CTL_FUDUP_Msk (0x1ul << EMAC_CTL_FUDUP_Pos) /*!< EMAC_T::CTL: FUDUP Mask */
#define EMAC_CTL_RMIIRXCTL_Pos (19) /*!< EMAC_T::CTL: RMIIRXCTL Position */
#define EMAC_CTL_RMIIRXCTL_Msk (0x1ul << EMAC_CTL_RMIIRXCTL_Pos) /*!< EMAC_T::CTL: RMIIRXCTL Mask */
#define EMAC_CTL_OPMODE_Pos (20) /*!< EMAC_T::CTL: OPMODE Position */
#define EMAC_CTL_OPMODE_Msk (0x1ul << EMAC_CTL_OPMODE_Pos) /*!< EMAC_T::CTL: OPMODE Mask */
#define EMAC_CTL_RMIIEN_Pos (22) /*!< EMAC_T::CTL: RMIIEN Position */
#define EMAC_CTL_RMIIEN_Msk (0x1ul << EMAC_CTL_RMIIEN_Pos) /*!< EMAC_T::CTL: RMIIEN Mask */
#define EMAC_CTL_RST_Pos (24) /*!< EMAC_T::CTL: RST Position */
#define EMAC_CTL_RST_Msk (0x1ul << EMAC_CTL_RST_Pos) /*!< EMAC_T::CTL: RST Mask */
#define EMAC_MIIMDAT_DATA_Pos (0) /*!< EMAC_T::MIIMDAT: DATA Position */
#define EMAC_MIIMDAT_DATA_Msk (0xfffful << EMAC_MIIMDAT_DATA_Pos) /*!< EMAC_T::MIIMDAT: DATA Mask */
#define EMAC_MIIMCTL_PHYREG_Pos (0) /*!< EMAC_T::MIIMCTL: PHYREG Position */
#define EMAC_MIIMCTL_PHYREG_Msk (0x1ful << EMAC_MIIMCTL_PHYREG_Pos) /*!< EMAC_T::MIIMCTL: PHYREG Mask */
#define EMAC_MIIMCTL_PHYADDR_Pos (8) /*!< EMAC_T::MIIMCTL: PHYADDR Position */
#define EMAC_MIIMCTL_PHYADDR_Msk (0x1ful << EMAC_MIIMCTL_PHYADDR_Pos) /*!< EMAC_T::MIIMCTL: PHYADDR Mask */
#define EMAC_MIIMCTL_WRITE_Pos (16) /*!< EMAC_T::MIIMCTL: WRITE Position */
#define EMAC_MIIMCTL_WRITE_Msk (0x1ul << EMAC_MIIMCTL_WRITE_Pos) /*!< EMAC_T::MIIMCTL: WRITE Mask */
#define EMAC_MIIMCTL_BUSY_Pos (17) /*!< EMAC_T::MIIMCTL: BUSY Position */
#define EMAC_MIIMCTL_BUSY_Msk (0x1ul << EMAC_MIIMCTL_BUSY_Pos) /*!< EMAC_T::MIIMCTL: BUSY Mask */
#define EMAC_MIIMCTL_PREAMSP_Pos (18) /*!< EMAC_T::MIIMCTL: PREAMSP Position */
#define EMAC_MIIMCTL_PREAMSP_Msk (0x1ul << EMAC_MIIMCTL_PREAMSP_Pos) /*!< EMAC_T::MIIMCTL: PREAMSP Mask */
#define EMAC_MIIMCTL_MDCON_Pos (19) /*!< EMAC_T::MIIMCTL: MDCON Position */
#define EMAC_MIIMCTL_MDCON_Msk (0x1ul << EMAC_MIIMCTL_MDCON_Pos) /*!< EMAC_T::MIIMCTL: MDCON Mask */
#define EMAC_FIFOCTL_RXFIFOTH_Pos (0) /*!< EMAC_T::FIFOCTL: RXFIFOTH Position */
#define EMAC_FIFOCTL_RXFIFOTH_Msk (0x3ul << EMAC_FIFOCTL_RXFIFOTH_Pos) /*!< EMAC_T::FIFOCTL: RXFIFOTH Mask */
#define EMAC_FIFOCTL_TXFIFOTH_Pos (8) /*!< EMAC_T::FIFOCTL: TXFIFOTH Position */
#define EMAC_FIFOCTL_TXFIFOTH_Msk (0x3ul << EMAC_FIFOCTL_TXFIFOTH_Pos) /*!< EMAC_T::FIFOCTL: TXFIFOTH Mask */
#define EMAC_FIFOCTL_BURSTLEN_Pos (20) /*!< EMAC_T::FIFOCTL: BURSTLEN Position */
#define EMAC_FIFOCTL_BURSTLEN_Msk (0x3ul << EMAC_FIFOCTL_BURSTLEN_Pos) /*!< EMAC_T::FIFOCTL: BURSTLEN Mask */
#define EMAC_TXST_TXST_Pos (0) /*!< EMAC_T::TXST: TXST Position */
#define EMAC_TXST_TXST_Msk (0xfffffffful << EMAC_TXST_TXST_Pos) /*!< EMAC_T::TXST: TXST Mask */
#define EMAC_RXST_RXST_Pos (0) /*!< EMAC_T::RXST: RXST Position */
#define EMAC_RXST_RXST_Msk (0xfffffffful << EMAC_RXST_RXST_Pos) /*!< EMAC_T::RXST: RXST Mask */
#define EMAC_MRFL_MRFL_Pos (0) /*!< EMAC_T::MRFL: MRFL Position */
#define EMAC_MRFL_MRFL_Msk (0xfffful << EMAC_MRFL_MRFL_Pos) /*!< EMAC_T::MRFL: MRFL Mask */
#define EMAC_INTEN_RXIEN_Pos (0) /*!< EMAC_T::INTEN: RXIEN Position */
#define EMAC_INTEN_RXIEN_Msk (0x1ul << EMAC_INTEN_RXIEN_Pos) /*!< EMAC_T::INTEN: RXIEN Mask */
#define EMAC_INTEN_CRCEIEN_Pos (1) /*!< EMAC_T::INTEN: CRCEIEN Position */
#define EMAC_INTEN_CRCEIEN_Msk (0x1ul << EMAC_INTEN_CRCEIEN_Pos) /*!< EMAC_T::INTEN: CRCEIEN Mask */
#define EMAC_INTEN_RXOVIEN_Pos (2) /*!< EMAC_T::INTEN: RXOVIEN Position */
#define EMAC_INTEN_RXOVIEN_Msk (0x1ul << EMAC_INTEN_RXOVIEN_Pos) /*!< EMAC_T::INTEN: RXOVIEN Mask */
#define EMAC_INTEN_LPIEN_Pos (3) /*!< EMAC_T::INTEN: LPIEN Position */
#define EMAC_INTEN_LPIEN_Msk (0x1ul << EMAC_INTEN_LPIEN_Pos) /*!< EMAC_T::INTEN: LPIEN Mask */
#define EMAC_INTEN_RXGDIEN_Pos (4) /*!< EMAC_T::INTEN: RXGDIEN Position */
#define EMAC_INTEN_RXGDIEN_Msk (0x1ul << EMAC_INTEN_RXGDIEN_Pos) /*!< EMAC_T::INTEN: RXGDIEN Mask */
#define EMAC_INTEN_ALIEIEN_Pos (5) /*!< EMAC_T::INTEN: ALIEIEN Position */
#define EMAC_INTEN_ALIEIEN_Msk (0x1ul << EMAC_INTEN_ALIEIEN_Pos) /*!< EMAC_T::INTEN: ALIEIEN Mask */
#define EMAC_INTEN_RPIEN_Pos (6) /*!< EMAC_T::INTEN: RPIEN Position */
#define EMAC_INTEN_RPIEN_Msk (0x1ul << EMAC_INTEN_RPIEN_Pos) /*!< EMAC_T::INTEN: RPIEN Mask */
#define EMAC_INTEN_MPCOVIEN_Pos (7) /*!< EMAC_T::INTEN: MPCOVIEN Position */
#define EMAC_INTEN_MPCOVIEN_Msk (0x1ul << EMAC_INTEN_MPCOVIEN_Pos) /*!< EMAC_T::INTEN: MPCOVIEN Mask */
#define EMAC_INTEN_MFLEIEN_Pos (8) /*!< EMAC_T::INTEN: MFLEIEN Position */
#define EMAC_INTEN_MFLEIEN_Msk (0x1ul << EMAC_INTEN_MFLEIEN_Pos) /*!< EMAC_T::INTEN: MFLEIEN Mask */
#define EMAC_INTEN_DENIEN_Pos (9) /*!< EMAC_T::INTEN: DENIEN Position */
#define EMAC_INTEN_DENIEN_Msk (0x1ul << EMAC_INTEN_DENIEN_Pos) /*!< EMAC_T::INTEN: DENIEN Mask */
#define EMAC_INTEN_RDUIEN_Pos (10) /*!< EMAC_T::INTEN: RDUIEN Position */
#define EMAC_INTEN_RDUIEN_Msk (0x1ul << EMAC_INTEN_RDUIEN_Pos) /*!< EMAC_T::INTEN: RDUIEN Mask */
#define EMAC_INTEN_RXBEIEN_Pos (11) /*!< EMAC_T::INTEN: RXBEIEN Position */
#define EMAC_INTEN_RXBEIEN_Msk (0x1ul << EMAC_INTEN_RXBEIEN_Pos) /*!< EMAC_T::INTEN: RXBEIEN Mask */
#define EMAC_INTEN_CFRIEN_Pos (14) /*!< EMAC_T::INTEN: CFRIEN Position */
#define EMAC_INTEN_CFRIEN_Msk (0x1ul << EMAC_INTEN_CFRIEN_Pos) /*!< EMAC_T::INTEN: CFRIEN Mask */
#define EMAC_INTEN_WOLIEN_Pos (15) /*!< EMAC_T::INTEN: WOLIEN Position */
#define EMAC_INTEN_WOLIEN_Msk (0x1ul << EMAC_INTEN_WOLIEN_Pos) /*!< EMAC_T::INTEN: WOLIEN Mask */
#define EMAC_INTEN_TXIEN_Pos (16) /*!< EMAC_T::INTEN: TXIEN Position */
#define EMAC_INTEN_TXIEN_Msk (0x1ul << EMAC_INTEN_TXIEN_Pos) /*!< EMAC_T::INTEN: TXIEN Mask */
#define EMAC_INTEN_TXUDIEN_Pos (17) /*!< EMAC_T::INTEN: TXUDIEN Position */
#define EMAC_INTEN_TXUDIEN_Msk (0x1ul << EMAC_INTEN_TXUDIEN_Pos) /*!< EMAC_T::INTEN: TXUDIEN Mask */
#define EMAC_INTEN_TXCPIEN_Pos (18) /*!< EMAC_T::INTEN: TXCPIEN Position */
#define EMAC_INTEN_TXCPIEN_Msk (0x1ul << EMAC_INTEN_TXCPIEN_Pos) /*!< EMAC_T::INTEN: TXCPIEN Mask */
#define EMAC_INTEN_EXDEFIEN_Pos (19) /*!< EMAC_T::INTEN: EXDEFIEN Position */
#define EMAC_INTEN_EXDEFIEN_Msk (0x1ul << EMAC_INTEN_EXDEFIEN_Pos) /*!< EMAC_T::INTEN: EXDEFIEN Mask */
#define EMAC_INTEN_NCSIEN_Pos (20) /*!< EMAC_T::INTEN: NCSIEN Position */
#define EMAC_INTEN_NCSIEN_Msk (0x1ul << EMAC_INTEN_NCSIEN_Pos) /*!< EMAC_T::INTEN: NCSIEN Mask */
#define EMAC_INTEN_TXABTIEN_Pos (21) /*!< EMAC_T::INTEN: TXABTIEN Position */
#define EMAC_INTEN_TXABTIEN_Msk (0x1ul << EMAC_INTEN_TXABTIEN_Pos) /*!< EMAC_T::INTEN: TXABTIEN Mask */
#define EMAC_INTEN_LCIEN_Pos (22) /*!< EMAC_T::INTEN: LCIEN Position */
#define EMAC_INTEN_LCIEN_Msk (0x1ul << EMAC_INTEN_LCIEN_Pos) /*!< EMAC_T::INTEN: LCIEN Mask */
#define EMAC_INTEN_TDUIEN_Pos (23) /*!< EMAC_T::INTEN: TDUIEN Position */
#define EMAC_INTEN_TDUIEN_Msk (0x1ul << EMAC_INTEN_TDUIEN_Pos) /*!< EMAC_T::INTEN: TDUIEN Mask */
#define EMAC_INTEN_TXBEIEN_Pos (24) /*!< EMAC_T::INTEN: TXBEIEN Position */
#define EMAC_INTEN_TXBEIEN_Msk (0x1ul << EMAC_INTEN_TXBEIEN_Pos) /*!< EMAC_T::INTEN: TXBEIEN Mask */
#define EMAC_INTEN_TSALMIEN_Pos (28) /*!< EMAC_T::INTEN: TSALMIEN Position */
#define EMAC_INTEN_TSALMIEN_Msk (0x1ul << EMAC_INTEN_TSALMIEN_Pos) /*!< EMAC_T::INTEN: TSALMIEN Mask */
#define EMAC_INTSTS_RXIF_Pos (0) /*!< EMAC_T::INTSTS: RXIF Position */
#define EMAC_INTSTS_RXIF_Msk (0x1ul << EMAC_INTSTS_RXIF_Pos) /*!< EMAC_T::INTSTS: RXIF Mask */
#define EMAC_INTSTS_CRCEIF_Pos (1) /*!< EMAC_T::INTSTS: CRCEIF Position */
#define EMAC_INTSTS_CRCEIF_Msk (0x1ul << EMAC_INTSTS_CRCEIF_Pos) /*!< EMAC_T::INTSTS: CRCEIF Mask */
#define EMAC_INTSTS_RXOVIF_Pos (2) /*!< EMAC_T::INTSTS: RXOVIF Position */
#define EMAC_INTSTS_RXOVIF_Msk (0x1ul << EMAC_INTSTS_RXOVIF_Pos) /*!< EMAC_T::INTSTS: RXOVIF Mask */
#define EMAC_INTSTS_LPIF_Pos (3) /*!< EMAC_T::INTSTS: LPIF Position */
#define EMAC_INTSTS_LPIF_Msk (0x1ul << EMAC_INTSTS_LPIF_Pos) /*!< EMAC_T::INTSTS: LPIF Mask */
#define EMAC_INTSTS_RXGDIF_Pos (4) /*!< EMAC_T::INTSTS: RXGDIF Position */
#define EMAC_INTSTS_RXGDIF_Msk (0x1ul << EMAC_INTSTS_RXGDIF_Pos) /*!< EMAC_T::INTSTS: RXGDIF Mask */
#define EMAC_INTSTS_ALIEIF_Pos (5) /*!< EMAC_T::INTSTS: ALIEIF Position */
#define EMAC_INTSTS_ALIEIF_Msk (0x1ul << EMAC_INTSTS_ALIEIF_Pos) /*!< EMAC_T::INTSTS: ALIEIF Mask */
#define EMAC_INTSTS_RPIF_Pos (6) /*!< EMAC_T::INTSTS: RPIF Position */
#define EMAC_INTSTS_RPIF_Msk (0x1ul << EMAC_INTSTS_RPIF_Pos) /*!< EMAC_T::INTSTS: RPIF Mask */
#define EMAC_INTSTS_MPCOVIF_Pos (7) /*!< EMAC_T::INTSTS: MPCOVIF Position */
#define EMAC_INTSTS_MPCOVIF_Msk (0x1ul << EMAC_INTSTS_MPCOVIF_Pos) /*!< EMAC_T::INTSTS: MPCOVIF Mask */
#define EMAC_INTSTS_MFLEIF_Pos (8) /*!< EMAC_T::INTSTS: MFLEIF Position */
#define EMAC_INTSTS_MFLEIF_Msk (0x1ul << EMAC_INTSTS_MFLEIF_Pos) /*!< EMAC_T::INTSTS: MFLEIF Mask */
#define EMAC_INTSTS_DENIF_Pos (9) /*!< EMAC_T::INTSTS: DENIF Position */
#define EMAC_INTSTS_DENIF_Msk (0x1ul << EMAC_INTSTS_DENIF_Pos) /*!< EMAC_T::INTSTS: DENIF Mask */
#define EMAC_INTSTS_RDUIF_Pos (10) /*!< EMAC_T::INTSTS: RDUIF Position */
#define EMAC_INTSTS_RDUIF_Msk (0x1ul << EMAC_INTSTS_RDUIF_Pos) /*!< EMAC_T::INTSTS: RDUIF Mask */
#define EMAC_INTSTS_RXBEIF_Pos (11) /*!< EMAC_T::INTSTS: RXBEIF Position */
#define EMAC_INTSTS_RXBEIF_Msk (0x1ul << EMAC_INTSTS_RXBEIF_Pos) /*!< EMAC_T::INTSTS: RXBEIF Mask */
#define EMAC_INTSTS_CFRIF_Pos (14) /*!< EMAC_T::INTSTS: CFRIF Position */
#define EMAC_INTSTS_CFRIF_Msk (0x1ul << EMAC_INTSTS_CFRIF_Pos) /*!< EMAC_T::INTSTS: CFRIF Mask */
#define EMAC_INTSTS_WOLIF_Pos (15) /*!< EMAC_T::INTSTS: WOLIF Position */
#define EMAC_INTSTS_WOLIF_Msk (0x1ul << EMAC_INTSTS_WOLIF_Pos) /*!< EMAC_T::INTSTS: WOLIF Mask */
#define EMAC_INTSTS_TXIF_Pos (16) /*!< EMAC_T::INTSTS: TXIF Position */
#define EMAC_INTSTS_TXIF_Msk (0x1ul << EMAC_INTSTS_TXIF_Pos) /*!< EMAC_T::INTSTS: TXIF Mask */
#define EMAC_INTSTS_TXUDIF_Pos (17) /*!< EMAC_T::INTSTS: TXUDIF Position */
#define EMAC_INTSTS_TXUDIF_Msk (0x1ul << EMAC_INTSTS_TXUDIF_Pos) /*!< EMAC_T::INTSTS: TXUDIF Mask */
#define EMAC_INTSTS_TXCPIF_Pos (18) /*!< EMAC_T::INTSTS: TXCPIF Position */
#define EMAC_INTSTS_TXCPIF_Msk (0x1ul << EMAC_INTSTS_TXCPIF_Pos) /*!< EMAC_T::INTSTS: TXCPIF Mask */
#define EMAC_INTSTS_EXDEFIF_Pos (19) /*!< EMAC_T::INTSTS: EXDEFIF Position */
#define EMAC_INTSTS_EXDEFIF_Msk (0x1ul << EMAC_INTSTS_EXDEFIF_Pos) /*!< EMAC_T::INTSTS: EXDEFIF Mask */
#define EMAC_INTSTS_NCSIF_Pos (20) /*!< EMAC_T::INTSTS: NCSIF Position */
#define EMAC_INTSTS_NCSIF_Msk (0x1ul << EMAC_INTSTS_NCSIF_Pos) /*!< EMAC_T::INTSTS: NCSIF Mask */
#define EMAC_INTSTS_TXABTIF_Pos (21) /*!< EMAC_T::INTSTS: TXABTIF Position */
#define EMAC_INTSTS_TXABTIF_Msk (0x1ul << EMAC_INTSTS_TXABTIF_Pos) /*!< EMAC_T::INTSTS: TXABTIF Mask */
#define EMAC_INTSTS_LCIF_Pos (22) /*!< EMAC_T::INTSTS: LCIF Position */
#define EMAC_INTSTS_LCIF_Msk (0x1ul << EMAC_INTSTS_LCIF_Pos) /*!< EMAC_T::INTSTS: LCIF Mask */
#define EMAC_INTSTS_TDUIF_Pos (23) /*!< EMAC_T::INTSTS: TDUIF Position */
#define EMAC_INTSTS_TDUIF_Msk (0x1ul << EMAC_INTSTS_TDUIF_Pos) /*!< EMAC_T::INTSTS: TDUIF Mask */
#define EMAC_INTSTS_TXBEIF_Pos (24) /*!< EMAC_T::INTSTS: TXBEIF Position */
#define EMAC_INTSTS_TXBEIF_Msk (0x1ul << EMAC_INTSTS_TXBEIF_Pos) /*!< EMAC_T::INTSTS: TXBEIF Mask */
#define EMAC_INTSTS_TSALMIF_Pos (28) /*!< EMAC_T::INTSTS: TSALMIF Position */
#define EMAC_INTSTS_TSALMIF_Msk (0x1ul << EMAC_INTSTS_TSALMIF_Pos) /*!< EMAC_T::INTSTS: TSALMIF Mask */
#define EMAC_GENSTS_CFR_Pos (0) /*!< EMAC_T::GENSTS: CFR Position */
#define EMAC_GENSTS_CFR_Msk (0x1ul << EMAC_GENSTS_CFR_Pos) /*!< EMAC_T::GENSTS: CFR Mask */
#define EMAC_GENSTS_RXHALT_Pos (1) /*!< EMAC_T::GENSTS: RXHALT Position */
#define EMAC_GENSTS_RXHALT_Msk (0x1ul << EMAC_GENSTS_RXHALT_Pos) /*!< EMAC_T::GENSTS: RXHALT Mask */
#define EMAC_GENSTS_RXFFULL_Pos (2) /*!< EMAC_T::GENSTS: RXFFULL Position */
#define EMAC_GENSTS_RXFFULL_Msk (0x1ul << EMAC_GENSTS_RXFFULL_Pos) /*!< EMAC_T::GENSTS: RXFFULL Mask */
#define EMAC_GENSTS_COLCNT_Pos (4) /*!< EMAC_T::GENSTS: COLCNT Position */
#define EMAC_GENSTS_COLCNT_Msk (0xful << EMAC_GENSTS_COLCNT_Pos) /*!< EMAC_T::GENSTS: COLCNT Mask */
#define EMAC_GENSTS_DEF_Pos (8) /*!< EMAC_T::GENSTS: DEF Position */
#define EMAC_GENSTS_DEF_Msk (0x1ul << EMAC_GENSTS_DEF_Pos) /*!< EMAC_T::GENSTS: DEF Mask */
#define EMAC_GENSTS_TXPAUSED_Pos (9) /*!< EMAC_T::GENSTS: TXPAUSED Position */
#define EMAC_GENSTS_TXPAUSED_Msk (0x1ul << EMAC_GENSTS_TXPAUSED_Pos) /*!< EMAC_T::GENSTS: TXPAUSED Mask */
#define EMAC_GENSTS_SQE_Pos (10) /*!< EMAC_T::GENSTS: SQE Position */
#define EMAC_GENSTS_SQE_Msk (0x1ul << EMAC_GENSTS_SQE_Pos) /*!< EMAC_T::GENSTS: SQE Mask */
#define EMAC_GENSTS_TXHALT_Pos (11) /*!< EMAC_T::GENSTS: TXHALT Position */
#define EMAC_GENSTS_TXHALT_Msk (0x1ul << EMAC_GENSTS_TXHALT_Pos) /*!< EMAC_T::GENSTS: TXHALT Mask */
#define EMAC_GENSTS_RPSTS_Pos (12) /*!< EMAC_T::GENSTS: RPSTS Position */
#define EMAC_GENSTS_RPSTS_Msk (0x1ul << EMAC_GENSTS_RPSTS_Pos) /*!< EMAC_T::GENSTS: RPSTS Mask */
#define EMAC_MPCNT_MPCNT_Pos (0) /*!< EMAC_T::MPCNT: MPCNT Position */
#define EMAC_MPCNT_MPCNT_Msk (0xfffful << EMAC_MPCNT_MPCNT_Pos) /*!< EMAC_T::MPCNT: MPCNT Mask */
#define EMAC_RPCNT_RPCNT_Pos (0) /*!< EMAC_T::RPCNT: RPCNT Position */
#define EMAC_RPCNT_RPCNT_Msk (0xfffful << EMAC_RPCNT_RPCNT_Pos) /*!< EMAC_T::RPCNT: RPCNT Mask */
#define EMAC_FRSTS_RXFLT_Pos (0) /*!< EMAC_T::FRSTS: RXFLT Position */
#define EMAC_FRSTS_RXFLT_Msk (0xfffful << EMAC_FRSTS_RXFLT_Pos) /*!< EMAC_T::FRSTS: RXFLT Mask */
#define EMAC_CTXDSA_CTXDSA_Pos (0) /*!< EMAC_T::CTXDSA: CTXDSA Position */
#define EMAC_CTXDSA_CTXDSA_Msk (0xfffffffful << EMAC_CTXDSA_CTXDSA_Pos) /*!< EMAC_T::CTXDSA: CTXDSA Mask */
#define EMAC_CTXBSA_CTXBSA_Pos (0) /*!< EMAC_T::CTXBSA: CTXBSA Position */
#define EMAC_CTXBSA_CTXBSA_Msk (0xfffffffful << EMAC_CTXBSA_CTXBSA_Pos) /*!< EMAC_T::CTXBSA: CTXBSA Mask */
#define EMAC_CRXDSA_CRXDSA_Pos (0) /*!< EMAC_T::CRXDSA: CRXDSA Position */
#define EMAC_CRXDSA_CRXDSA_Msk (0xfffffffful << EMAC_CRXDSA_CRXDSA_Pos) /*!< EMAC_T::CRXDSA: CRXDSA Mask */
#define EMAC_CRXBSA_CRXBSA_Pos (0) /*!< EMAC_T::CRXBSA: CRXBSA Position */
#define EMAC_CRXBSA_CRXBSA_Msk (0xfffffffful << EMAC_CRXBSA_CRXBSA_Pos) /*!< EMAC_T::CRXBSA: CRXBSA Mask */
#define EMAC_TSCTL_TSEN_Pos (0) /*!< EMAC_T::TSCTL: TSEN Position */
#define EMAC_TSCTL_TSEN_Msk (0x1ul << EMAC_TSCTL_TSEN_Pos) /*!< EMAC_T::TSCTL: TSEN Mask */
#define EMAC_TSCTL_TSIEN_Pos (1) /*!< EMAC_T::TSCTL: TSIEN Position */
#define EMAC_TSCTL_TSIEN_Msk (0x1ul << EMAC_TSCTL_TSIEN_Pos) /*!< EMAC_T::TSCTL: TSIEN Mask */
#define EMAC_TSCTL_TSMODE_Pos (2) /*!< EMAC_T::TSCTL: TSMODE Position */
#define EMAC_TSCTL_TSMODE_Msk (0x1ul << EMAC_TSCTL_TSMODE_Pos) /*!< EMAC_T::TSCTL: TSMODE Mask */
#define EMAC_TSCTL_TSUPDATE_Pos (3) /*!< EMAC_T::TSCTL: TSUPDATE Position */
#define EMAC_TSCTL_TSUPDATE_Msk (0x1ul << EMAC_TSCTL_TSUPDATE_Pos) /*!< EMAC_T::TSCTL: TSUPDATE Mask */
#define EMAC_TSCTL_TSALMEN_Pos (5) /*!< EMAC_T::TSCTL: TSALMEN Position */
#define EMAC_TSCTL_TSALMEN_Msk (0x1ul << EMAC_TSCTL_TSALMEN_Pos) /*!< EMAC_T::TSCTL: TSALMEN Mask */
#define EMAC_TSSEC_SEC_Pos (0) /*!< EMAC_T::TSSEC: SEC Position */
#define EMAC_TSSEC_SEC_Msk (0xfffffffful << EMAC_TSSEC_SEC_Pos) /*!< EMAC_T::TSSEC: SEC Mask */
#define EMAC_TSSUBSEC_SUBSEC_Pos (0) /*!< EMAC_T::TSSUBSEC: SUBSEC Position */
#define EMAC_TSSUBSEC_SUBSEC_Msk (0xfffffffful << EMAC_TSSUBSEC_SUBSEC_Pos) /*!< EMAC_T::TSSUBSEC: SUBSEC Mask */
#define EMAC_TSINC_CNTINC_Pos (0) /*!< EMAC_T::TSINC: CNTINC Position */
#define EMAC_TSINC_CNTINC_Msk (0xfful << EMAC_TSINC_CNTINC_Pos) /*!< EMAC_T::TSINC: CNTINC Mask */
#define EMAC_TSADDEND_ADDEND_Pos (0) /*!< EMAC_T::TSADDEND: ADDEND Position */
#define EMAC_TSADDEND_ADDEND_Msk (0xfffffffful << EMAC_TSADDEND_ADDEND_Pos) /*!< EMAC_T::TSADDEND: ADDEND Mask */
#define EMAC_UPDSEC_SEC_Pos (0) /*!< EMAC_T::UPDSEC: SEC Position */
#define EMAC_UPDSEC_SEC_Msk (0xfffffffful << EMAC_UPDSEC_SEC_Pos) /*!< EMAC_T::UPDSEC: SEC Mask */
#define EMAC_UPDSUBSEC_SUBSEC_Pos (0) /*!< EMAC_T::UPDSUBSEC: SUBSEC Position */
#define EMAC_UPDSUBSEC_SUBSEC_Msk (0xfffffffful << EMAC_UPDSUBSEC_SUBSEC_Pos) /*!< EMAC_T::UPDSUBSEC: SUBSEC Mask */
#define EMAC_ALMSEC_SEC_Pos (0) /*!< EMAC_T::ALMSEC: SEC Position */
#define EMAC_ALMSEC_SEC_Msk (0xfffffffful << EMAC_ALMSEC_SEC_Pos) /*!< EMAC_T::ALMSEC: SEC Mask */
#define EMAC_ALMSUBSEC_SUBSEC_Pos (0) /*!< EMAC_T::ALMSUBSEC: SUBSEC Position */
#define EMAC_ALMSUBSEC_SUBSEC_Msk (0xfffffffful << EMAC_ALMSUBSEC_SUBSEC_Pos) /*!< EMAC_T::ALMSUBSEC: SUBSEC Mask */
/**@}*/ /* EMAC_CONST */
/**@}*/ /* end of EMAC register group */
/**@}*/ /* end of REGISTER group */
#if defined ( __CC_ARM )
#pragma no_anon_unions
#endif
#endif /* __EMAC_REG_H__ */
|
