1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
|
/**************************************************************************//**
* @file gpio.c
* @version V1.00
* @brief N9H30 GPIO driver source file
*
* SPDX-License-Identifier: Apache-2.0
* @copyright (C) 2018 Nuvoton Technology Corp. All rights reserved.
*****************************************************************************/
#include "N9H30.h"
#include "nu_sys.h"
#include "nu_gpio.h"
/** @addtogroup N9H30_Device_Driver N9H30 Device Driver
@{
*/
/** @addtogroup N9H30_GPIO_Driver GPIO Driver
@{
*/
/** @addtogroup N9H30_GPIO_EXPORTED_FUNCTIONS GPIO Exported Functions
@{
*/
/**
* @brief Set GPIO Port
*
* @param[in] port GPIO port. It could be \ref GPIOA, \ref GPIOB, ... or \ref GPIOJ
* @param[in] bitMap GPIO port. It could be \ref BIT0 \ref BIT1, ... or \ref BIT31
*
* @retval <0 Fail
* @retval 0 Success
*
* @details This function is used to set GPIO port output data.
*/
INT32 GPIO_Set(GPIO_PORT port, UINT32 bitMap)
{
INT32 offset;
INT32 reg;
offset = (INT32)port;
reg = inpw(REG_GPIOA_DATAOUT + offset);
reg = reg | bitMap;
outpw(REG_GPIOA_DATAOUT + offset, reg);
return SUCCESSFUL;
}
/**
* @brief Clear GPIO port OUT Data
*
* @param[in] port GPIO port. It could be \ref GPIOA, \ref GPIOB, ... or \ref GPIOJ
* @param[in] bitMap GPIO port data. It could be 0x00 ~ 0xFF.
*
* @retval <0 Fail
* @retval 0 Success
*
* @details Clear GPIO port output data to 0.
*/
INT32 GPIO_Clr(GPIO_PORT port, UINT32 bitMap)
{
INT32 offset;
INT32 reg;
offset = (INT32)port;
reg = inpw(REG_GPIOA_DATAOUT + offset);
reg = reg & (~bitMap);
outpw(REG_GPIOA_DATAOUT + offset, reg);
return SUCCESSFUL;
}
/**
* @brief Open GPIO bit
*
* @param[in] port GPIO port. It could be \ref GPIOA, \ref GPIOB, ... or \ref GPIOJ
* @param[in] bit GPIO pin. It could be \ref BIT0 \ref BIT1, ... or \ref BIT31
* @param[in] direction GPIO direction. It could be \ref DIR_INPUT or \ref DIR_OUTPUT
* @param[in] pull GPIO pull-up. It could be \ref NO_PULL_UP or \ref PULL_UP
*
* @retval <0 Fail
* @retval 0 Success
*
* @details This function is used to open gpio pin.
*/
INT32 GPIO_OpenBit(GPIO_PORT port, UINT32 bit, GPIO_DIR direction, GPIO_PULL pull)
{
UINT32 reg;
UINT32 mask;
INT32 offset;
offset = (INT32)port;
mask = (UINT32)bit;
reg = inpw(REG_GPIOA_DIR + offset);
reg = reg & (~mask);
if (direction == DIR_OUTPUT)
{
reg = reg | mask;
}
outpw(REG_GPIOA_DIR + offset, reg);
reg = inpw(REG_GPIOA_PUEN + offset);
reg = reg & (~mask);
if (pull == PULL_UP)
{
reg = reg | mask;
outpw(REG_GPIOA_PUEN + offset, reg);
}
else if (pull == PULL_DOWN)
{
reg = reg | mask;
outpw(REG_GPIOA_PDEN + offset, reg);
}
else
{
outpw(REG_GPIOA_PUEN + offset, reg);
outpw(REG_GPIOA_PDEN + offset, reg);
}
return SUCCESSFUL;
}
/**
* @brief Set GPIO pin OUT Data
*
* @param[in] port GPIO port. It could be \ref GPIOA, \ref GPIOB, ... or \ref GPIOJ
* @param[in] bit GPIO pin. It could be \ref BIT0 \ref BIT1, ... or \ref BIT31
*
* @retval <0 Fail
* @retval 0 Success
*
* @details Set the Data into specified GPIO pin.
*/
INT32 GPIO_CloseBit(GPIO_PORT port, UINT32 bit)
{
UINT32 reg;
UINT32 mask;
INT32 offset;
offset = (INT32)port;
mask = (UINT32)bit;
reg = inpw(REG_GPIOA_DIR + offset);
reg = reg & (~mask);
outpw(REG_GPIOA_DIR + offset, reg);
reg = inpw(REG_GPIOA_PUEN + offset);
reg = reg & (~mask);
outpw(REG_GPIOA_PUEN + offset, reg);
return SUCCESSFUL;
}
/**
* @brief Set GPIO pin OUT Data
*
* @param[in] port GPIO port. It could be \ref GPIOA, \ref GPIOB, ... or \ref GPIOJ
* @param[in] bit GPIO pin. It could be \ref BIT0 \ref BIT1, ... or \ref BIT31
*
* @retval <0 Fail
* @retval 0 Success
*
* @details Set the Data into specified GPIO pin.
*/
INT32 GPIO_SetBit(GPIO_PORT port, UINT32 bit)
{
UINT32 bitMap;
INT32 offset;
INT32 reg;
offset = (INT32)port;
bitMap = (UINT32)bit;
reg = inpw(REG_GPIOA_DATAOUT + offset);
reg = reg | bitMap;
outpw(REG_GPIOA_DATAOUT + offset, reg);
return SUCCESSFUL;
}
/**
* @brief Clear GPIO port Interrupt Flag
*
* @param[in] port GPIO port. It could be \ref GPIOA, \ref GPIOB, ... or \ref GPIOJ
* @param[in] bitMap GPIO port data. It could be 0x00 ~ 0xFF.
*
* @retval <0 Fail
* @retval 0 Success
*
* @details Clear the interrupt status of specified GPIO port.
*/
INT32 GPIO_ClrISR(GPIO_PORT port, UINT32 bitMap)
{
INT32 offset;
offset = (INT32)port;
outpw(REG_GPIOA_ISR + offset, bitMap);
return SUCCESSFUL;
}
/**
* @brief Clear GPIO Pin Interrupt Flag
*
* @param[in] port GPIO port. It could be \ref GPIOA, \ref GPIOB, ... or \ref GPIOJ
* @param[in] bit GPIO pin. It could be \ref BIT0 \ref BIT1, ... or \ref BIT31
*
* @retval <0 Fail
* @retval 0 Success
*
* @details Clear the interrupt status of specified GPIO pin.
*/
INT32 GPIO_ClrISRBit(GPIO_PORT port, UINT32 bit)
{
UINT32 bitMap;
INT32 offset;
offset = (INT32)port;
bitMap = (UINT32)bit;
outpw(REG_GPIOA_ISR + offset, bitMap);
return SUCCESSFUL;
}
/**
* @brief Clear GPIO pin OUT Data
*
* @param[in] port GPIO port. It could be \ref GPIOA, \ref GPIOB, ... or \ref GPIOJ
* @param[in] bit GPIO pin. It could be \ref BIT0 \ref BIT1, ... or \ref BIT31
*
* @retval <0 Fail
* @retval 0 Success
*
* @details Set the Data into specified GPIO pin.
*/
INT32 GPIO_ClrBit(GPIO_PORT port, UINT32 bit)
{
UINT32 bitMap;
INT32 offset;
INT32 reg;
offset = (INT32)port;
bitMap = (UINT32)bit;
reg = inpw(REG_GPIOA_DATAOUT + offset);
reg = reg & (~bitMap);
outpw(REG_GPIOA_DATAOUT + offset, reg);
return SUCCESSFUL;
}
/**
* @brief Read GPIO pin In Data
*
* @param[in] port GPIO port. It could be \ref GPIOA, \ref GPIOB, ... or \ref GPIOJ
* @param[in] bit GPIO pin. It could be \ref BIT0 \ref BIT1, ... or \ref BIT31
*
* @retval 1/0 GPIO pin input data.
*
* @details Read the In Data from GPIO pin.
*/
INT32 GPIO_ReadBit(GPIO_PORT port, UINT32 bit)
{
UINT32 reg;
UINT32 bitMap;
INT32 offset;
offset = (INT32)port;
bitMap = (UINT32)bit;
reg = inpw(REG_GPIOA_DATAIN + offset);
return ((reg & bitMap) ? 1 : 0);
}
/**
* @brief Set GPIO pin direction
*
* @param[in] port GPIO port. It could be \ref GPIOA, \ref GPIOB, ... or \ref GPIOJ
* @param[in] bit GPIO pin. It could be \ref BIT0 \ref BIT1, ... or \ref BIT31
* @param[in] direction GPIO direction. It could be \ref DIR_INPUT, \ref DIR_OUTPUT.
*
* @retval <0 Fail
* @retval 0 Success
*
* @details Set the GPIO direction into specified GPIO pin.
*/
INT32 GPIO_SetBitDir(GPIO_PORT port, UINT32 bit, GPIO_DIR direction)
{
UINT32 reg;
UINT32 bitMap;
INT32 offset;
offset = (INT32)port;
bitMap = (UINT32)bit;
reg = inpw(REG_GPIOA_DIR + offset);
reg = reg & (~bitMap);
if (direction == DIR_OUTPUT)
{
reg = reg | bitMap;
}
outpw(REG_GPIOA_DIR + offset, reg);
return SUCCESSFUL;
}
/**
* @brief Enable GPIO trigger type.
*
* @param[in] port GPIO port. It could be \ref GPIOA, \ref GPIOB, ... or \ref GPIOJ
* @param[in] bitMap GPIO port. It could be \ref BIT0 \ref BIT1, ... or \ref BIT31
* @param[in] triggerType The triggerType of specified GPIO pin. It could be \n
* \ref RISING, \ref FALLING, \ref BOTH_EDGE, \ref HIGH, \ref LOW.
*
* @retval <0 Fail
* @retval 0 Success
*
* @details This function is used to enable trigger type.
*/
INT32 GPIO_EnableTriggerType(GPIO_PORT port, UINT32 bitMap, GPIO_TRIGGER_TYPE triggerType)
{
UINT32 reg;
INT32 offset;
offset = (INT32)port;
switch (triggerType)
{
case LOW:
reg = inpw(REG_GPIOA_IMD + offset);
outpw(REG_GPIOA_IMD + offset, reg | bitMap);
reg = inpw(REG_GPIOA_IREN + offset);
outpw(REG_GPIOA_IREN + offset, reg & ~bitMap);
reg = inpw(REG_GPIOA_IFEN + offset);
outpw(REG_GPIOA_IFEN + offset, reg | bitMap);
break;
case HIGH:
reg = inpw(REG_GPIOA_IMD + offset);
outpw(REG_GPIOA_IMD + offset, reg | bitMap);
reg = inpw(REG_GPIOA_IREN + offset);
outpw(REG_GPIOA_IREN + offset, reg | bitMap);
reg = inpw(REG_GPIOA_IFEN + offset);
outpw(REG_GPIOA_IFEN + offset, reg & ~bitMap);
break;
case FALLING:
reg = inpw(REG_GPIOA_IMD + offset);
outpw(REG_GPIOA_IMD + offset, reg & ~bitMap);
reg = inpw(REG_GPIOA_IREN + offset);
outpw(REG_GPIOA_IREN + offset, reg & ~bitMap);
reg = inpw(REG_GPIOA_IFEN + offset);
outpw(REG_GPIOA_IFEN + offset, reg | bitMap);
break;
case RISING:
reg = inpw(REG_GPIOA_IMD + offset);
outpw(REG_GPIOA_IMD + offset, reg & ~bitMap);
reg = inpw(REG_GPIOA_IREN + offset);
outpw(REG_GPIOA_IREN + offset, reg | bitMap);
reg = inpw(REG_GPIOA_IFEN + offset);
outpw(REG_GPIOA_IFEN + offset, reg & ~bitMap);
break;
case BOTH_EDGE:
reg = inpw(REG_GPIOA_IMD + offset);
outpw(REG_GPIOA_IMD + offset, reg & ~bitMap);
reg = inpw(REG_GPIOA_IREN + offset);
outpw(REG_GPIOA_IREN + offset, reg | bitMap);
reg = inpw(REG_GPIOA_IFEN + offset);
outpw(REG_GPIOA_IFEN + offset, reg | bitMap);
break;
}
return SUCCESSFUL;
}
/**
* @brief Disable GPIO trigger type.
*
* @param[in] port GPIO port. It could be \ref GPIOA, \ref GPIOB, ... or \ref GPIOJ
* @param[in] bitMap GPIO port. It could be \ref BIT0 \ref BIT1, ... or \ref BIT31
*
* @retval <0 Fail
* @retval 0 Success
*
* @details This function is used to disable trigger type.
*/
INT32 GPIO_DisableTriggerType(GPIO_PORT port, UINT32 bitMap)
{
UINT32 reg;
INT32 offset;
offset = (INT32)port;
reg = inpw(REG_GPIOA_IMD + offset);
outpw(REG_GPIOA_IMD + offset, reg & ~bitMap);
reg = inpw(REG_GPIOA_IREN + offset);
outpw(REG_GPIOA_IREN + offset, reg & ~bitMap);
reg = inpw(REG_GPIOA_IFEN + offset);
outpw(REG_GPIOA_IFEN + offset, reg & ~bitMap);
return SUCCESSFUL;
}
/**
* @brief Enable GPIO De-bounce Function
*
* @param[in] debounceClkSel The de-bounce sampling cycle selection. It could be 0~0xF. \n
* 0 = Sample interrupt input once per 1 clocks. \n
* 1 = Sample interrupt input once per 2 clocks. \n
* 2 = Sample interrupt input once per 4 clocks. \n
* 3 = Sample interrupt input once per 8 clocks. \n
* 4 = Sample interrupt input once per 16 clocks. \n
* 5 = Sample interrupt input once per 32 clocks. \n
* 6 = Sample interrupt input once per 64 clocks. \n
* 7 = Sample interrupt input once per 128 clocks. \n
* 8 = Sample interrupt input once per 256 clocks. \n
* 9 = Sample interrupt input once per 2*256 clocks. \n
* 10 = Sample interrupt input once per 4*256 clocks. \n
* 11 = Sample interrupt input once per 8*256 clocks. \n
* 12 = Sample interrupt input once per 16*256 clocks. \n
* 13 = Sample interrupt input once per 32*256 clocks. \n
* 14 = Sample interrupt input once per 64*256 clocks. \n
* 15 = Sample interrupt input once per 128*256 clocks
*
* @retval <0 Fail
* @retval 0 Success
*
* @details Enable the interrupt de-bounce function of specified GPIO.
*/
INT32 GPIO_EnableDebounce(INT32 debounceClkSel)
{
UINT32 reg;
reg = inpw(REG_GPIO_DBNCECON);
/* Setting the debounce timing */
reg = ((reg & ~0xf) | debounceClkSel);
/* Enable the debounce function */
reg = reg | 0x20;
outpw(REG_GPIO_DBNCECON, reg);
return SUCCESSFUL;
}
/**
* @brief Disable GPIO De-bounce Function.
*
* @retval <0 Fail
* @retval 0 Success
*
* @details Disable the interrupt de-bounce function of specified GPIO.
*/
INT32 GPIO_DisableDebounce(void)
{
UINT32 reg;
reg = inpw(REG_GPIO_DBNCECON);
/* Setting the debounce timing */
reg = ((reg & ~0xf));
/* Enable the debounce function */
reg = reg | 0x20;
outpw(REG_GPIO_DBNCECON, reg);
return SUCCESSFUL;
}
/*@}*/ /* end of group N9H30_GPIO_EXPORTED_FUNCTIONS */
/*@}*/ /* end of group N9H30_GPIO_Driver */
/*@}*/ /* end of group N9H30_Device_Driver */
|
