1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
|
/****************************************************************************//**
* @file spi.c
* @version V0.10
* $Revision: 16 $
* $Date: 15/06/18 4:00p $
* @brief NUC472/NUC442 SPI driver source file
*
* @note
* Copyright (C) 2014 Nuvoton Technology Corp. All rights reserved.
*****************************************************************************/
#include "NUC472_442.h"
/** @addtogroup NUC472_442_Device_Driver NUC472/NUC442 Device Driver
@{
*/
/** @addtogroup NUC472_442_SPI_Driver SPI Driver
@{
*/
/** @addtogroup NUC472_442_SPI_EXPORTED_FUNCTIONS SPI Exported Functions
@{
*/
/**
* @brief This function make SPI module be ready to transfer.
* By default, the SPI transfer sequence is MSB first and
* the automatic slave select function is disabled. In
* Slave mode, the u32BusClock must be NULL and the SPI clock
* divider setting will be 0.
* @param[in] spi is the base address of SPI module.
* @param[in] u32MasterSlave decides the SPI module is operating in master mode or in slave mode. Valid values are:
* - \ref SPI_SLAVE
* - \ref SPI_MASTER
* @param[in] u32SPIMode decides the transfer timing. Valid values are:
* - \ref SPI_MODE_0
* - \ref SPI_MODE_1
* - \ref SPI_MODE_2
* - \ref SPI_MODE_3
* @param[in] u32DataWidth decides the data width of a SPI transaction.
* @param[in] u32BusClock is the expected frequency of SPI bus clock in Hz.
* @return Actual frequency of SPI peripheral clock.
*/
uint32_t SPI_Open(SPI_T *spi, uint32_t u32MasterSlave, uint32_t u32SPIMode, uint32_t u32DataWidth, uint32_t u32BusClock)
{
if(u32DataWidth == 32)
u32DataWidth = 0;
spi->CTL = u32MasterSlave | (u32DataWidth << SPI_CTL_DWIDTH_Pos) | (u32SPIMode);
return ( SPI_SetBusClock(spi, u32BusClock) );
}
/**
* @brief Reset SPI module and disable SPI peripheral clock.
* @param[in] spi is the base address of SPI module.
* @return none
*/
void SPI_Close(SPI_T *spi)
{
/* Reset SPI */
if((uint32_t)spi == SPI0_BASE) {
SYS->IPRST1 |= SYS_IPRST1_SPI0RST_Msk;
SYS->IPRST1 &= ~SYS_IPRST1_SPI0RST_Msk;
} else if((uint32_t)spi == SPI1_BASE) {
SYS->IPRST1 |= SYS_IPRST1_SPI1RST_Msk;
SYS->IPRST1 &= ~SYS_IPRST1_SPI1RST_Msk;
} else if((uint32_t)spi == SPI2_BASE) {
SYS->IPRST1 |= SYS_IPRST1_SPI2RST_Msk;
SYS->IPRST1 &= ~SYS_IPRST1_SPI2RST_Msk;
} else {
SYS->IPRST1 |= SYS_IPRST1_SPI3RST_Msk;
SYS->IPRST1 &= ~SYS_IPRST1_SPI3RST_Msk;
}
}
/**
* @brief Clear Rx FIFO buffer.
* @param[in] spi is the base address of SPI module.
* @return none
*/
void SPI_ClearRxFIFO(SPI_T *spi)
{
spi->FIFOCTL |= SPI_FIFOCTL_RXRST_Msk;
}
/**
* @brief Clear Tx FIFO buffer.
* @param[in] spi is the base address of SPI module.
* @return none
*/
void SPI_ClearTxFIFO(SPI_T *spi)
{
spi->FIFOCTL |= SPI_FIFOCTL_TXRST_Msk;
}
/**
* @brief Disable the automatic slave select function.
* @param[in] spi is the base address of SPI module.
* @return none
*/
void SPI_DisableAutoSS(SPI_T *spi)
{
spi->SSCTL &= ~(SPI_SSCTL_AUTOSS_Msk | SPI_SSCTL_SS_Msk);
}
/**
* @brief Enable the automatic slave select function. Only available in Master mode.
* @param[in] spi is the base address of SPI module.
* @param[in] u32SSPinMask specifies slave select pins. Valid values are:
* - \ref SPI_SS0
* - \ref SPI_SS1
* @param[in] u32ActiveLevel specifies the active level of slave select signal. Valid values are:
* - \ref SPI_SS_ACTIVE_HIGH
* - \ref SPI_SS_ACTIVE_LOW
* @return none
*/
void SPI_EnableAutoSS(SPI_T *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)
{
spi->SSCTL = (spi->SSCTL & ~(SPI_SSCTL_SSACTPOL_Msk | SPI_SSCTL_SS_Msk)) | (u32SSPinMask | u32ActiveLevel) | SPI_SSCTL_AUTOSS_Msk;
}
/**
* @brief Set the SPI bus clock. Only available in Master mode.
* @param[in] spi is the base address of SPI module.
* @param[in] u32BusClock is the expected frequency of SPI bus clock.
* @return Actual frequency of SPI peripheral clock.
*/
uint32_t SPI_SetBusClock(SPI_T *spi, uint32_t u32BusClock)
{
uint32_t u32ClkSrc, u32Div = 0;
if(spi == SPI0) {
if((CLK->CLKSEL1 & CLK_CLKSEL1_SPI0SEL_Msk) == CLK_CLKSEL1_SPI0SEL_PCLK)
u32ClkSrc = CLK_GetPCLKFreq();
else
u32ClkSrc = CLK_GetPLLClockFreq();
} else if(spi == SPI1) {
if((CLK->CLKSEL1 & CLK_CLKSEL1_SPI1SEL_Msk) == CLK_CLKSEL1_SPI1SEL_PCLK)
u32ClkSrc = CLK_GetPCLKFreq();
else
u32ClkSrc = CLK_GetPLLClockFreq();
} else if(spi == SPI2) {
if((CLK->CLKSEL1 & CLK_CLKSEL1_SPI1SEL_Msk) == CLK_CLKSEL1_SPI2SEL_PCLK)
u32ClkSrc = CLK_GetPCLKFreq();
else
u32ClkSrc = CLK_GetPLLClockFreq();
} else {
if((CLK->CLKSEL1 & CLK_CLKSEL1_SPI3SEL_Msk) == CLK_CLKSEL1_SPI3SEL_PCLK)
u32ClkSrc = CLK_GetPCLKFreq();
else
u32ClkSrc = CLK_GetPLLClockFreq();
}
if(u32BusClock > u32ClkSrc)
u32BusClock = u32ClkSrc;
if(u32BusClock != 0 ) {
u32Div = (u32ClkSrc / u32BusClock) - 1;
if(u32Div > SPI_CLKDIV_DIVIDER_Msk)
u32Div = SPI_CLKDIV_DIVIDER_Msk;
} else
return 0;
spi->CLKDIV = (spi->CLKDIV & ~SPI_CLKDIV_DIVIDER_Msk) | u32Div;
return ( u32ClkSrc / (u32Div+1) );
}
/**
* @brief Set Tx FIFO threshold and Rx FIFO threshold configurations.
* @param[in] spi is the base address of SPI module.
* @param[in] u32TxThreshold decides the Tx FIFO threshold.
* @param[in] u32RxThreshold decides the Rx FIFO threshold.
* @return none
*/
void SPI_SetFIFOThreshold(SPI_T *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold)
{
spi->FIFOCTL = (spi->FIFOCTL & ~(SPI_FIFOCTL_TXTH_Msk | SPI_FIFOCTL_RXTH_Msk) |
(u32TxThreshold << SPI_FIFOCTL_TXTH_Pos) |
(u32RxThreshold << SPI_FIFOCTL_RXTH_Pos));
}
/**
* @brief Get the actual frequency of SPI bus clock. Only available in Master mode.
* @param[in] spi is the base address of SPI module.
* @return Actual SPI bus clock frequency.
*/
uint32_t SPI_GetBusClock(SPI_T *spi)
{
uint32_t u32Div;
uint32_t u32ClkSrc;
if(spi == SPI0) {
if((CLK->CLKSEL1 & CLK_CLKSEL1_SPI0SEL_Msk) == CLK_CLKSEL1_SPI0SEL_PCLK)
u32ClkSrc = CLK_GetPCLKFreq();
else
u32ClkSrc = CLK_GetPLLClockFreq();
} else if(spi == SPI1) {
if((CLK->CLKSEL1 & CLK_CLKSEL1_SPI1SEL_Msk) == CLK_CLKSEL1_SPI1SEL_PCLK)
u32ClkSrc = CLK_GetPCLKFreq();
else
u32ClkSrc = CLK_GetPLLClockFreq();
} else if(spi == SPI2) {
if((CLK->CLKSEL1 & CLK_CLKSEL1_SPI2SEL_Msk) == CLK_CLKSEL1_SPI2SEL_PCLK)
u32ClkSrc = CLK_GetPCLKFreq();
else
u32ClkSrc = CLK_GetPLLClockFreq();
} else {
if((CLK->CLKSEL1 & CLK_CLKSEL1_SPI3SEL_Msk) == CLK_CLKSEL1_SPI3SEL_PCLK)
u32ClkSrc = CLK_GetPCLKFreq();
else
u32ClkSrc = CLK_GetPLLClockFreq();
}
u32Div = spi->CLKDIV & SPI_CLKDIV_DIVIDER_Msk;
return (u32ClkSrc / (u32Div + 1));
}
/**
* @brief Enable FIFO related interrupts specified by u32Mask parameter.
* @param[in] spi is the base address of SPI module.
* @param[in] u32Mask is the combination of all related interrupt enable bits.
* Each bit corresponds to a interrupt bit.
* This parameter decides which interrupts will be enabled. Valid values are:
* - \ref SPI_UNITIEN_MASK
* - \ref SPI_SSINAIEN_MASK
* - \ref SPI_SSACTIEN_MASK
* - \ref SPI_SLVURIEN_MASK
* - \ref SPI_SLVBEIEN_MASK
* - \ref SPI_SLVTOIEN_MASK
* - \ref SPI_FIFO_TXTHIEN_MASK
* - \ref SPI_FIFO_RXTHIEN_MASK
* - \ref SPI_FIFO_RXOVIEN_MASK
* - \ref SPI_FIFO_TXUFIEN_MASK
* - \ref SPI_FIFO_RXTOIEN_MASK
* @return none
*/
void SPI_EnableInt(SPI_T *spi, uint32_t u32Mask)
{
if((u32Mask & SPI_UNITIEN_MASK) == SPI_UNITIEN_MASK)
spi->CTL |= SPI_CTL_UNITIEN_Msk;
if((u32Mask & SPI_SSINAIEN_MASK) == SPI_SSINAIEN_MASK)
spi->SSCTL |= SPI_SSCTL_SSINAIEN_Msk;
if((u32Mask & SPI_SSACTIEN_MASK) == SPI_SSACTIEN_MASK)
spi->SSCTL |= SPI_SSCTL_SSACTIEN_Msk;
if((u32Mask & SPI_SLVURIEN_MASK) == SPI_SLVURIEN_MASK)
spi->SSCTL |= SPI_SSCTL_SLVURIEN_Msk;
if((u32Mask & SPI_SLVBEIEN_MASK) == SPI_SLVBEIEN_MASK)
spi->SSCTL |= SPI_SSCTL_SLVBEIEN_Msk;
if((u32Mask & SPI_SLVTOIEN_MASK) == SPI_SLVTOIEN_MASK)
spi->SSCTL |= SPI_SSCTL_SLVTOIEN_Msk;
if((u32Mask & SPI_FIFO_TXTHIEN_MASK) == SPI_FIFO_TXTHIEN_MASK)
spi->FIFOCTL |= SPI_FIFOCTL_TXTHIEN_Msk;
if((u32Mask & SPI_FIFO_RXTHIEN_MASK) == SPI_FIFO_RXTHIEN_MASK)
spi->FIFOCTL |= SPI_FIFOCTL_RXTHIEN_Msk;
if((u32Mask & SPI_FIFO_RXOVIEN_MASK) == SPI_FIFO_RXOVIEN_MASK)
spi->FIFOCTL |= SPI_FIFOCTL_RXOVIEN_Msk;
if((u32Mask & SPI_FIFO_TXUFIEN_MASK) == SPI_FIFO_TXUFIEN_MASK)
spi->FIFOCTL |= SPI_FIFOCTL_TXUFIEN_Msk;
if((u32Mask & SPI_FIFO_RXTOIEN_MASK) == SPI_FIFO_RXTOIEN_MASK)
spi->FIFOCTL |= SPI_FIFOCTL_RXTOIEN_Msk;
}
/**
* @brief Disable FIFO related interrupts specified by u32Mask parameter.
* @param[in] spi is the base address of SPI module.
* @param[in] u32Mask is the combination of all related interrupt enable bits.
* Each bit corresponds to a interrupt bit.
* This parameter decides which interrupts will be enabled. Valid values are:
* - \ref SPI_UNITIEN_MASK
* - \ref SPI_SSINAIEN_MASK
* - \ref SPI_SSACTIEN_MASK
* - \ref SPI_SLVURIEN_MASK
* - \ref SPI_SLVBEIEN_MASK
* - \ref SPI_SLVTOIEN_MASK
* - \ref SPI_FIFO_TXTHIEN_MASK
* - \ref SPI_FIFO_RXTHIEN_MASK
* - \ref SPI_FIFO_RXOVIEN_MASK
* - \ref SPI_FIFO_TXUFIEN_MASK
* - \ref SPI_FIFO_RXTOIEN_MASK
* @return none
*/
void SPI_DisableInt(SPI_T *spi, uint32_t u32Mask)
{
if((u32Mask & SPI_UNITIEN_MASK) == SPI_UNITIEN_MASK)
spi->CTL &= ~SPI_CTL_UNITIEN_Msk;
if((u32Mask & SPI_SSINAIEN_MASK) == SPI_SSINAIEN_MASK)
spi->SSCTL &= ~SPI_SSCTL_SSINAIEN_Msk;
if((u32Mask & SPI_SSACTIEN_MASK) == SPI_SSACTIEN_MASK)
spi->SSCTL &= ~SPI_SSCTL_SSACTIEN_Msk;
if((u32Mask & SPI_SLVURIEN_MASK) == SPI_SLVURIEN_MASK)
spi->SSCTL &= ~SPI_SSCTL_SLVURIEN_Msk;
if((u32Mask & SPI_SLVBEIEN_MASK) == SPI_SLVBEIEN_MASK)
spi->SSCTL &= ~SPI_SSCTL_SLVBEIEN_Msk;
if((u32Mask & SPI_SLVTOIEN_MASK) == SPI_SLVTOIEN_MASK)
spi->SSCTL &= ~SPI_SSCTL_SLVTOIEN_Msk;
if((u32Mask & SPI_FIFO_TXTHIEN_MASK) == SPI_FIFO_TXTHIEN_MASK)
spi->FIFOCTL &= ~SPI_FIFOCTL_TXTHIEN_Msk;
if((u32Mask & SPI_FIFO_RXTHIEN_MASK) == SPI_FIFO_RXTHIEN_MASK)
spi->FIFOCTL &= ~SPI_FIFOCTL_RXTHIEN_Msk;
if((u32Mask & SPI_FIFO_RXOVIEN_MASK) == SPI_FIFO_RXOVIEN_MASK)
spi->FIFOCTL &= ~SPI_FIFOCTL_RXOVIEN_Msk;
if((u32Mask & SPI_FIFO_TXUFIEN_MASK) == SPI_FIFO_TXUFIEN_MASK)
spi->FIFOCTL &= ~SPI_FIFOCTL_TXUFIEN_Msk;
if((u32Mask & SPI_FIFO_RXTOIEN_MASK) == SPI_FIFO_RXTOIEN_MASK)
spi->FIFOCTL &= ~SPI_FIFOCTL_RXTOIEN_Msk;
}
/*@}*/ /* end of group NUC472_442_SPI_EXPORTED_FUNCTIONS */
/*@}*/ /* end of group NUC472_442_SPI_Driver */
/*@}*/ /* end of group NUC472_442_Device_Driver */
/*** (C) COPYRIGHT 2014 Nuvoton Technology Corp. ***/
|
