summaryrefslogtreecommitdiff
path: root/bsp/nxp/imx/imx91/drivers/board.c
blob: 0fcea165f62d56f33f91406755e7ea39bdcb1ba6 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
/*
 * Copyright (c) 2006-2025, RT-Thread Development Team
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Change Logs:
 * Date           Author       Notes
 * 2025-08-10     Siwei Xu     Add i.MX91 SDK
 * 2025-09-15     Siwei Xu     Fix LPUART driver
 * 2025-10-08     Siwei Xu     Fix MMU Enable issues
 */
#include "board.h"

#include "serial.h"
#include "MIMX9131.h"

#include <gtimer.h>
#include <mm_aspace.h>
#include <mm_page.h>
#include <ioremap.h>
#include <mmu.h>

#include <limits.h>

#define DRAM_MAP_START KERNEL_BOOT_ADDR
#define DRAM_MAP_SIZE  MB_SIZE(256)

#define MEM_DESC(vaddr_start, size, paddr_start, attr) \
    vaddr_start, (vaddr_start + size - 1uL), paddr_start, attr

extern volatile unsigned long MMUTable[];

static struct mem_desc platform_mem_desc[] = {
    { MEM_DESC(DRAM_MAP_START, DRAM_MAP_SIZE, DRAM_MAP_START, NORMAL_MEM) }, // 0x8000_0000
    { MEM_DESC(LPUART1_BASE, LPUART1_SIZE, LPUART1_BASE, DEVICE_MEM) }, // 0x4438_0000
    { MEM_DESC(CCM_CTRL_BASE, CCM_CTRL_SIZE, CCM_CTRL_BASE, DEVICE_MEM) }, // 0x4445_8000
    { MEM_DESC(GIC_DISTRIBUTOR_BASE, GIC_DISTRIBUTOR_SIZE, GIC_DISTRIBUTOR_BASE, DEVICE_MEM) }, // 0x4800_0000
    { MEM_DESC(GIC_REDISTRIBUTOR_BASE, GIC_REDISTRIBUTOR_SIZE, GIC_REDISTRIBUTOR_BASE, DEVICE_MEM) }, // 0x4804_0000
};

static const rt_uint32_t platform_mem_desc_size = sizeof(platform_mem_desc) / sizeof(platform_mem_desc[0]);

static rt_region_t init_page_region;

static rt_base_t get_sctlr_el1()
{
    rt_base_t sctlr = 0;
    __asm__ volatile("mrs %0, sctlr_el1" : "=r"(sctlr));
    return sctlr;
}

/**
 * This function will initialize hardware board
 */
void rt_hw_board_init(void)
{
    rt_hw_earlycon_ioremap();
    rt_hw_earlycon_print_hex("sctlr_el1: ", get_sctlr_el1());
    rt_hw_mmu_map_init(&rt_kernel_space, (void *)0x080000000000, 0x10000000, (size_t *)MMUTable, 0);

    init_page_region.start = BOARD_PAGE_START;
    init_page_region.end = BOARD_PAGE_END;
    rt_page_init(init_page_region);

    rt_hw_mmu_setup(&rt_kernel_space, platform_mem_desc, platform_mem_desc_size);

#ifdef RT_USING_HEAP
    /* initialize system heap */
    rt_system_heap_init((void *)BOARD_HEAP_BEGIN, (void *)BOARD_HEAP_END);
#endif

    /* initialize hardware interrupt */
    rt_hw_interrupt_init();

    /* initialize uart */
    rt_hw_uart_init();

    /* initialize timer for os tick */
    rt_hw_gtimer_init();

    rt_components_board_init();
    rt_console_set_device(RT_CONSOLE_DEVICE_NAME);
}