1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
|
/****************************************************************************
*
* The MIT License (MIT)
*
* Copyright (c) 2014 - 2020 Vivante Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*
*****************************************************************************/
#ifndef _vg_lite_hw_h
#define _vg_lite_hw_h
#define VG_LITE_HW_CLOCK_CONTROL 0x000
#define VG_LITE_HW_IDLE 0x004
#define VG_LITE_INTR_STATUS 0x010
#define VG_LITE_INTR_ENABLE 0x014
#define VG_LITE_HW_CHIP_ID 0x020
#define VG_LITE_HW_CMDBUF_ADDRESS 0x500
#define VG_LITE_HW_CMDBUF_SIZE 0x504
#define VG_LITE_HW_POWER_CONTROL 0x100
#define VG_LITE_HW_POWER_MODULE_CONTROL 0x104
#define VG_LITE_EXT_WORK_CONTROL 0x520
#define VG_LITE_EXT_VIDEO_SIZE 0x524
#define VG_LITE_EXT_CLEAR_VALUE 0x528
#define VG_LITE_EXT_VIDEO_CONTROL 0x51C
typedef struct clock_control {
uint32_t reserved0 : 1;
uint32_t clock_gate : 1;
uint32_t scale : 7;
uint32_t scale_load : 1;
uint32_t reserved10 : 2;
uint32_t soft_reset : 1;
uint32_t reserved13 : 6;
uint32_t isolate : 1;
} clock_control_t;
typedef union vg_lite_hw_clock_control {
clock_control_t control;
uint32_t data;
} vg_lite_hw_clock_control_t;
#define VG_LITE_HW_IDLE_STATE 0x0B05
#endif /* defined(_vg_lite_hw_h) */
|
