summaryrefslogtreecommitdiff
path: root/bsp/phytium/libraries/standalone/drivers/dma/fddma/fddma_hw.c
blob: dfbe76576e8fbd9aa77c30244e916d25614ab822 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
/*
 * Copyright : (C) 2022 Phytium Information Technology, Inc.
 * All Rights Reserved.
 *
 * This program is OPEN SOURCE software: you can redistribute it and/or modify it
 * under the terms of the Phytium Public License as published by the Phytium Technology Co.,Ltd,
 * either version 1.0 of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,but WITHOUT ANY WARRANTY;
 * without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 * See the Phytium Public License for more details.
 *
 *
 * FilePath: fddma_hw.c
 * Date: 2022-02-10 14:53:42
 * LastEditTime: 2022-02-18 08:24:47
 * Description:  This files is for ddma register rw operations
 *
 * Modify History:
 *  Ver   Who        Date         Changes
 * ----- ------     --------    --------------------------------------
 * 1.0   Zhugengyu  2022/5/13    init commit
 */

/***************************** Include Files *********************************/
#include <string.h>

#include "fkernel.h"
#include "fparameters.h"
#include "fassert.h"
#include "fdebug.h"

#include "fddma_hw.h"
#include "fddma.h"

/************************** Constant Definitions *****************************/

/**************************** Type Definitions *******************************/

/************************** Variable Definitions *****************************/

/***************** Macros (Inline Functions) Definitions *********************/
#define FDDMA_DEBUG_TAG "DDMA-HW"
#define FDDMA_ERROR(format, ...)   FT_DEBUG_PRINT_E(FDDMA_DEBUG_TAG, format, ##__VA_ARGS__)
#define FDDMA_WARN(format, ...)   FT_DEBUG_PRINT_W(FDDMA_DEBUG_TAG, format, ##__VA_ARGS__)
#define FDDMA_INFO(format, ...)    FT_DEBUG_PRINT_I(FDDMA_DEBUG_TAG, format, ##__VA_ARGS__)
#define FDDMA_DEBUG(format, ...)   FT_DEBUG_PRINT_D(FDDMA_DEBUG_TAG, format, ##__VA_ARGS__)

/************************** Function Prototypes ******************************/

/****************************************************************************/
/**
 * @name: FDdmaDisable
 * @msg: 去使能DDMA控制器
 * @return {*}
 * @param {uintptr} base_addr, DDMA控制器基地址
 */
void FDdmaDisable(uintptr base_addr)
{
    u32 reg_val = FDdmaReadReg(base_addr, FDDMA_CTL_OFFSET);
    reg_val &= ~FDDMA_CTL_ENABLE;
    FDdmaWriteReg(base_addr, FDDMA_CTL_OFFSET, reg_val);
    FDDMA_DEBUG("ddma @%p disabled : 0x%x", base_addr, FDdmaReadReg(base_addr, FDDMA_CTL_OFFSET));
    return;
}

/**
 * @name: FDdmaEnable
 * @msg: 使能DDMA控制器
 * @return {*}
 * @param {uintptr} base_addr, DDMA控制器基地址
 */
void FDdmaEnable(uintptr base_addr)
{
    u32 reg_val = FDdmaReadReg(base_addr, FDDMA_CTL_OFFSET);
    reg_val |= FDDMA_CTL_ENABLE;
    FDdmaWriteReg(base_addr, FDDMA_CTL_OFFSET, reg_val);
    FDDMA_DEBUG("ddma @%p enabled : 0x%x", base_addr, FDdmaReadReg(base_addr, FDDMA_CTL_OFFSET));
    return;
}

/**
 * @name: FDdmaSoftwareReset
 * @msg: 复位DDMA控制器
 * @return {*}
 * @param {uintptr} base_addr, DDMA控制器基地址
 */
void FDdmaSoftwareReset(uintptr base_addr)
{
    int delay = 10000;
    u32 reg_val = FDdmaReadReg(base_addr, FDDMA_CTL_OFFSET);
    reg_val |= FDDMA_CTL_SRST;
    FDdmaWriteReg(base_addr, FDDMA_CTL_OFFSET, reg_val);
    FDDMA_DEBUG("ddma @%p software reset start : 0x%x", base_addr, FDdmaReadReg(base_addr, FDDMA_CTL_OFFSET));

    while (--delay > 0) /* wait a while to do reset */
        ;

    reg_val &= ~FDDMA_CTL_SRST;
    FDdmaWriteReg(base_addr, FDDMA_CTL_OFFSET, reg_val); /* exit from software reset */
    FDDMA_DEBUG("ddma @%p software reset end : 0x%x", base_addr, FDdmaReadReg(base_addr, FDDMA_CTL_OFFSET));
    return;
}

/**
 * @name: FDdmaDisableGlobalIrq
 * @msg: 关闭DDMA全局中断
 * @return {*}
 * @param {uintptr} base_addr, DDMA控制器基地址
 */
void FDdmaDisableGlobalIrq(uintptr base_addr)
{
    u32 reg_val = FDdmaReadReg(base_addr, FDDMA_MASK_INTR_OFFSET);
    reg_val |= FDDMA_MASK_EN_GLOBAL_INTR; /* write 1 and disable interrupt */
    FDdmaWriteReg(base_addr, FDDMA_MASK_INTR_OFFSET, reg_val);
    return;
}

/**
 * @name: FDdmaEnableGlobalIrq
 * @msg: 打开DDMA全局中断
 * @return {*}
 * @param {uintptr} base_addr, DDMA控制器基地址
 */
void FDdmaEnableGlobalIrq(uintptr base_addr)
{
    u32 reg_val = FDdmaReadReg(base_addr, FDDMA_MASK_INTR_OFFSET);
    reg_val &= ~FDDMA_MASK_EN_GLOBAL_INTR; /* write 0 and enable interrupt */
    FDdmaWriteReg(base_addr, FDDMA_MASK_INTR_OFFSET, reg_val);
    return;
}

/**
 * @name: FDdmaDisableChanIrq
 * @msg: 关闭DDMA通道中断
 * @return {*}
 * @param {uintptr} base_addr, DDMA控制器基地址
 * @param {u32} chan, DDMA通道号
 */
void FDdmaDisableChanIrq(uintptr base_addr, u32 chan)
{
    FASSERT_MSG((FDDMA_NUM_OF_CHAN > chan), "chan %d not support", chan);
    u32 reg_val = FDdmaReadReg(base_addr, FDDMA_MASK_INTR_OFFSET);
    reg_val |= FDDMA_MASK_EN_CHAN_INTR(chan);
    FDdmaWriteReg(base_addr, FDDMA_MASK_INTR_OFFSET, reg_val);
    return;
}

/**
 * @name: FDdmaEnableChanIrq
 * @msg: 打开DDMA通道中断
 * @return {*}
 * @param {uintptr} base_addr, DDMA控制器基地址
 * @param {u32} chan, DDMA通道号
 */
void FDdmaEnableChanIrq(uintptr base_addr, u32 chan)
{
    FASSERT_MSG((FDDMA_NUM_OF_CHAN > chan), "chan %d not support", chan);
    u32 reg_val  = FDdmaReadReg(base_addr, FDDMA_MASK_INTR_OFFSET);
    reg_val &= ~FDDMA_MASK_EN_CHAN_INTR(chan); /* write 0 and enable  */
    FDdmaWriteReg(base_addr, FDDMA_MASK_INTR_OFFSET, reg_val);
    return;
}

/**
 * @name: FDdmaDisableChan
 * @msg: 去使能DDMA通道
 * @return {FError} FDDMA_SUCCESS 表示去使能成功
 * @param {uintptr} base_addr, DDMA控制器基地址
 * @param {u32} chan, DDMA通道号
 */
FError FDdmaDisableChan(uintptr base_addr, u32 chan)
{
    FASSERT_MSG((FDDMA_NUM_OF_CHAN > chan), "chan %d not support", chan);
    int delay = 1000;
    u32 reg_val = FDdmaReadReg(base_addr, FDDMA_CHAN_CTL_OFFSET(chan));
    reg_val &= ~FDDMA_CHAN_CTL_EN;
    FDdmaWriteReg(base_addr, FDDMA_CHAN_CTL_OFFSET(chan), reg_val);

    /* 先写该位 1’b0,随后读取到该位是 1’b0 的时候,才能复位该通道 */
    do
    {
        reg_val = FDdmaReadReg(base_addr, FDDMA_CHAN_CTL_OFFSET(chan));
        if (delay-- <= 0)
            break;
    }
    while (reg_val & FDDMA_CHAN_CTL_EN);

    FDDMA_DEBUG("ddma @%p chan %d disabled : 0x%x", base_addr, chan, FDdmaReadReg(base_addr, FDDMA_CHAN_CTL_OFFSET(chan)));
    return (delay > 0) ? FDDMA_SUCCESS : FDDMA_ERR_WAIT_TIMEOUT;
}

/**
 * @name: FDdmaEnableChan
 * @msg: 使能DDMA通道
 * @return {*}
 * @param {uintptr} base_addr, DDMA控制器基地址
 * @param {u32} chan, DDMA通道号
 */
void FDdmaEnableChan(uintptr base_addr, u32 chan)
{
    FASSERT_MSG((FDDMA_NUM_OF_CHAN > chan), "chan %d not support", chan);
    u32 reg_val = FDdmaReadReg(base_addr, FDDMA_CHAN_CTL_OFFSET(chan));
    reg_val |= FDDMA_CHAN_CTL_EN;
    FDdmaWriteReg(base_addr, FDDMA_CHAN_CTL_OFFSET(chan), reg_val);
    FDDMA_DEBUG("ddma @%p chan %d enabled : 0x%x", base_addr, chan, FDdmaReadReg(base_addr, FDDMA_CHAN_CTL_OFFSET(chan)));
    return;
}

/**
 * @name: FDdmaClearChanIrq
 * @msg: 清除DDMA通道中断状态
 * @return {*}
 * @param {uintptr} base_addr, DDMA控制器基地址
 * @param {u32} chan, DDMA通道号
 */
void FDdmaClearChanIrq(uintptr base_addr, u32 chan)
{
    FASSERT_MSG((FDDMA_NUM_OF_CHAN > chan), "chan %d not support", chan);
    /* write 1 to clear irq status of channel */
    FDdmaWriteReg(base_addr, FDDMA_STA_OFFSET, FDDMA_STA_CHAN_REQ_DONE(chan));
}

/**
 * @name: FDdmaResetChan
 * @msg: 重置DDMA通道
 * @return {*}
 * @param {uintptr} base_addr, DDMA控制器基地址
 * @param {u32} chan, DDMA通道号
 */
void FDdmaResetChan(uintptr base_addr, u32 chan)
{
    FASSERT_MSG((FDDMA_NUM_OF_CHAN > chan), "chan %d not support", chan);
    int delay = 1000;
    u32 reg_val;

    if (FDdmaIsChanRunning(base_addr, chan)) /* disable channel if running */
        (void)FDdmaDisableChan(base_addr, chan);

    reg_val  = FDdmaReadReg(base_addr, FDDMA_CHAN_CTL_OFFSET(chan));
    reg_val |= FDDMA_CHAN_CTL_SRST;
    FDdmaWriteReg(base_addr, FDDMA_CHAN_CTL_OFFSET(chan), reg_val);

    while (--delay > 0) /* wait a while to do reset */
        ;

    reg_val &= ~FDDMA_CHAN_CTL_SRST;
    FDdmaWriteReg(base_addr, FDDMA_CHAN_CTL_OFFSET(chan), reg_val);
    FDDMA_DEBUG("chan reset done, ctrl: 0x%x", FDdmaReadReg(base_addr, FDDMA_CHAN_CTL_OFFSET(chan)));
    return;
}

/**
 * @name: FDdmaIsChanRunning
 * @msg: 检查通道是否在工作中
 * @return {boolean} TRUE: 在工作中
 * @param {uintptr} base_addr, DDMA控制器基地址
 * @param {u32} chan, DDMA通道号
 */
boolean FDdmaIsChanRunning(uintptr base_addr, u32 chan)
{
    FASSERT_MSG((FDDMA_NUM_OF_CHAN > chan), "chan %d not support", chan);
    u32 reg_val = FDdmaReadReg(base_addr, FDDMA_CHAN_CTL_OFFSET(chan));
    return (FDDMA_CHAN_CTL_EN & reg_val) ? TRUE : FALSE;
}

/**
 * @name: FDdmaSetChanSelection
 * @msg: 将DDMA通道与外设绑定
 * @return {*}
 * @param {uintptr} base_addr, DDMA控制器基地址
 * @param {u32} chan, DDMA通道号
 * @param {u32} slave_id, 外设对应的slave id
 */
void FDdmaSetChanSelection(uintptr base_addr, u32 chan, u32 slave_id)
{
    FASSERT_MSG((FDDMA_NUM_OF_CHAN > chan), "chan %d not support", chan);
    FASSERT_MSG((FDDMA_MAX_SLAVE_ID >= slave_id), "invalid slave id %d", slave_id);
    u32 reg_val;

    if (FDDMA_CHAN_4 > chan)
    {
        reg_val = FDdmaReadReg(base_addr, FDDMA_CHAN_0_3_CFG_OFFSET);
        reg_val &= ~FDDMA_CHAN_0_3_SEL_MASK(chan);
        reg_val |= FDDMA_CHAN_0_3_SEL(chan, slave_id);
        reg_val |= FDDMA_CHAN_0_3_SEL_EN(chan);
        FDdmaWriteReg(base_addr, FDDMA_CHAN_0_3_CFG_OFFSET, reg_val);
        FDDMA_DEBUG("ddma@%p set chan-%d slave id-%d, 0x%x", base_addr, chan, slave_id, FDdmaReadReg(base_addr, FDDMA_CHAN_0_3_CFG_OFFSET));
    }
    else
    {
        reg_val = FDdmaReadReg(base_addr, FDDMA_CHAN_4_7_CFG_OFFSET);
        reg_val &= ~FDDMA_CHAN_4_7_SEL_MASK(chan);
        reg_val |= FDDMA_CHAN_4_7_SEL(chan, slave_id);
        reg_val |= FDDMA_CHAN_4_7_SEL_EN(chan);
        FDdmaWriteReg(base_addr, FDDMA_CHAN_4_7_CFG_OFFSET, reg_val);
        FDDMA_DEBUG("ddma@%p set chan-%d slave id-%d, 0x%x", base_addr, chan, slave_id, FDdmaReadReg(base_addr, FDDMA_CHAN_4_7_CFG_OFFSET));
    }

    return;
}

/**
 * @name: FDdmaSetChanBind
 * @msg: 修改通道的绑定状态
 * @return {*}
 * @param {uintptr} base_addr, DDMA控制器基地址
 * @param {u32} chan, DDMA通道号
 * @param {boolean} bind, TRUE: 绑定,FALSE: 解除绑定
 */
void FDdmaSetChanBind(uintptr base_addr, u32 chan, boolean bind)
{
    FASSERT_MSG((FDDMA_NUM_OF_CHAN > chan), "chan %d not support", chan);
    u32 reg_val = FDdmaReadReg(base_addr, FDDMA_CHAN_BIND_OFFSET);

    if (bind)
        reg_val |= BIT(chan);
    else
        reg_val &= ~BIT(chan);

    FDDMA_DEBUG("ddma@%p %s chan-%d, 0x%x", base_addr, bind ? "bind" : "unbind", chan, FDdmaReadReg(base_addr, FDDMA_CHAN_BIND_OFFSET));
    FDdmaWriteReg(base_addr, FDDMA_CHAN_BIND_OFFSET, reg_val);
    return;
}

/**
 * @name: FDdmaSetChanDirection
 * @msg: 设置通道的方向
 * @return {*}
 * @param {uintptr} base_addr, DDMA控制器基地址
 * @param {u32} chan, DDMA通道号
 * @param {boolean} is_rx, TRUE: 接收, FALSE: 发送
 */
void FDdmaSetChanDirection(uintptr base_addr, u32 chan, boolean is_rx)
{
    FASSERT_MSG((FDDMA_NUM_OF_CHAN > chan), "chan %d not support", chan);
    u32 reg_val = FDdmaReadReg(base_addr, FDDMA_CHAN_CTL_OFFSET(chan));
    if (is_rx)
        reg_val |= FDDMA_CHAN_CTL_RX_MODE; /* device to memory */
    else
        reg_val &= ~FDDMA_CHAN_CTL_RX_MODE; /* memory to device */
    FDdmaWriteReg(base_addr, FDDMA_CHAN_CTL_OFFSET(chan), reg_val);
    return;
}

/**
 * @name: FDdmaSetChanTimeout
 * @msg: 设置通道超时
 * @return {*}
 * @param {uintptr} base_addr, DDMA控制器基地址
 * @param {u32} chan, DDMA通道号
 * @param {u32} timeout, 超时设置,0表示不启用超时
 */
void FDdmaSetChanTimeout(uintptr base_addr, u32 chan, u32 timeout)
{
    FASSERT_MSG((FDDMA_NUM_OF_CHAN > chan), "chan %d not support", chan);
    u32 reg_val = FDdmaReadReg(base_addr, FDDMA_CHAN_TIMEOUT_CNT_OFFSET(chan));

    if (0 < timeout)
    {
        reg_val &= ~FDDMA_CHAN_TIMEOUT_CNT_MASK;
        reg_val |= FDDMA_CHAN_TIMEOUT_CNT_SET(timeout);
        reg_val |= FDDMA_CHAN_TIMEOUT_EN;
    }
    else
    {
        reg_val &= ~FDDMA_CHAN_TIMEOUT_EN;
    }

    FDdmaWriteReg(base_addr, FDDMA_CHAN_TIMEOUT_CNT_OFFSET(chan), reg_val);
    return;
}