1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
|
/*
* Copyright (c) 2006-2022, RT-Thread Development Team
*
* SPDX-License-Identifier: Apache-2.0
*
* Change Logs:
* Date Author Notes
* 2022-11-26 GuEe-GUI first version
*/
#include <rtthread.h>
#include <rtdevice.h>
#define DBG_TAG "reset.raspberrypi"
#define DBG_LVL DBG_INFO
#include <rtdbg.h>
#include <firmware-raspberrypi.h>
#include <dt-bindings/reset/raspberrypi,firmware-reset.h>
struct rpi_reset
{
struct rt_reset_controller parent;
struct rpi_firmware *rpi_fw;
};
static rt_err_t rpi_reset_reset(struct rt_reset_control *rstc)
{
rt_err_t err = RT_EOK;
rt_uint32_t dev_addr;
struct rpi_reset *rrst = rstc->rstcer->priv;
switch (rstc->id)
{
case RASPBERRYPI_FIRMWARE_RESET_ID_USB:
/*
* The Raspberry Pi 4 gets its USB functionality from VL805, a
* PCIe chip that implements xHCI. After a PCI reset, VL805's
* firmware may either be loaded directly from an EEPROM or, if
* not present, by the SoC's co-processor, VideoCore. rpi's
* VideoCore OS contains both the non public firmware load
* logic and the VL805 firmware blob. This triggers the
* aforementioned process.
*
* VideoCore expects the PCI location encoded as:
* PCI_BUS << 20 | PCI_SLOT << 15 | PCI_FUNC << 12
*
* Pi4 wires VL805 at bus 1, slot 0, function 0, so the address
* passed to NOTIFY_XHCI_RESET is 0x00100000.
*/
dev_addr = (1U << 20) | (0U << 15) | (0U << 12);
err = rpi_firmware_property(rrst->rpi_fw, RPI_FIRMWARE_NOTIFY_XHCI_RESET,
&dev_addr, sizeof(dev_addr));
if (err)
{
break;
}
/* Wait for vl805 to startup */
rt_hw_us_delay(500);
break;
default:
err = -RT_EINVAL;
break;
}
return err;
}
const static struct rt_reset_control_ops rpi_reset_ops =
{
.reset = rpi_reset_reset,
};
static rt_err_t rpi_reset_probe(struct rt_platform_device *pdev)
{
rt_err_t err;
struct rt_reset_controller *rstcer;
struct rt_ofw_node *np = pdev->parent.ofw_node, *fw_np;
struct rpi_reset *rrst = rt_calloc(1, sizeof(*rrst));
if (!rrst)
{
return -RT_ENOMEM;
}
if (!np)
{
err = -RT_EINVAL;
goto _fail;
}
fw_np = rt_ofw_get_parent(np);
if (!fw_np)
{
err = -RT_EINVAL;
goto _fail;
}
rrst->rpi_fw = rpi_firmware_get(fw_np);
rt_ofw_node_put(fw_np);
if (!rrst->rpi_fw)
{
err = -RT_EINVAL;
goto _fail;
}
rstcer = &rrst->parent;
rstcer->priv = rrst;
rstcer->ofw_node = np;
rstcer->ops = &rpi_reset_ops;
if ((err = rt_reset_controller_register(rstcer)))
{
goto _fail;
}
return RT_EOK;
_fail:
rt_free(rrst);
return err;
}
static const struct rt_ofw_node_id rpi_reset_ofw_ids[] =
{
{ .compatible = "raspberrypi,firmware-reset" },
{ /* sentinel */ }
};
static struct rt_platform_driver rpi_reset_driver =
{
.name = "reset-raspberrypi",
.ids = rpi_reset_ofw_ids,
.probe = rpi_reset_probe,
};
static int rpi_reset_register(void)
{
rt_platform_driver_register(&rpi_reset_driver);
return 0;
}
INIT_SUBSYS_EXPORT(rpi_reset_register);
|
