1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
|
/*
* Copyright (c) 2006-2022, RT-Thread Development Team
*
* SPDX-License-Identifier: Apache-2.0
*
* Change Logs:
* Date Author Notes
* 2022-02-22 airm2m first version
*/
#include <rtdevice.h>
#include <rtthread.h>
#include "board.h"
#include <stdlib.h>
#ifdef BSP_USING_HW_I2C
#define DBG_TAG "drv.hwi2c"
#ifdef DRV_DEBUG
#define DBG_LVL DBG_LOG
#else
#define DBG_LVL DBG_INFO
#endif /* DRV_DEBUG */
#include <rtdbg.h>
#include <hal_data.h>
static struct rt_i2c_bus_device prv_ra_i2c;
static volatile i2c_master_event_t i2c_event = I2C_MASTER_EVENT_ABORTED;
void i2c_master_callback(i2c_master_callback_args_t *p_args)
{
if (NULL != p_args)
{
/* capture callback event for validating the i2c transfer event*/
i2c_event = p_args->event;
}
}
static fsp_err_t validate_i2c_event(void)
{
uint16_t local_time_out = UINT16_MAX;
/* resetting call back event capture variable */
i2c_event = (i2c_master_event_t)0;
do
{
/* This is to avoid infinite loop */
--local_time_out;
if(0 == local_time_out)
{
return FSP_ERR_TRANSFER_ABORTED;
}
}while(i2c_event == 0);
if(i2c_event != I2C_MASTER_EVENT_ABORTED)
{
/* Make sure this is always Reset before return*/
i2c_event = (i2c_master_event_t)0;
return FSP_SUCCESS;
}
/* Make sure this is always Reset before return */
i2c_event = (i2c_master_event_t)0;
return FSP_ERR_TRANSFER_ABORTED;
}
static rt_ssize_t ra_i2c_mst_xfer(struct rt_i2c_bus_device *bus,
struct rt_i2c_msg msgs[],
rt_uint32_t num)
{
rt_size_t i;
struct rt_i2c_msg *msg = msgs;
RT_ASSERT(bus != RT_NULL);
fsp_err_t err = FSP_SUCCESS;
bool restart = false;
for (i = 0; i < num; i++)
{
if (msg[i].flags & RT_I2C_NO_START)
{
restart = true;
}
if (msg[i].flags & RT_I2C_ADDR_10BIT)
{
LOG_E("10Bit not support");
break;
}
else
{
g_i2c_master1_ctrl.slave = msg[i].addr;
}
if (msg[i].flags & RT_I2C_RD)
{
err = R_IIC_MASTER_Read(&g_i2c_master1_ctrl, msg[i].buf, msg[i].len, restart);
if (FSP_SUCCESS == err)
{
err = validate_i2c_event();
/* handle error */
if(FSP_ERR_TRANSFER_ABORTED == err)
{
LOG_E("POWER_CTL reg I2C read failed");
break;
}
}
/* handle error */
else
{
/* Write API returns itself is not successful */
LOG_E("R_IIC_MASTER_Write API failed");
break;
}
}
else
{
err = R_IIC_MASTER_Write(&g_i2c_master1_ctrl, msg[i].buf, msg[i].len, restart);
if (FSP_SUCCESS == err)
{
err = validate_i2c_event();
/* handle error */
if(FSP_ERR_TRANSFER_ABORTED == err)
{
LOG_E("POWER_CTL reg I2C write failed");
break;
}
}
/* handle error */
else
{
/* Write API returns itself is not successful */
LOG_E("R_IIC_MASTER_Write API failed");
break;
}
}
}
return i;
}
static const struct rt_i2c_bus_device_ops ra_i2c_ops =
{
.master_xfer = ra_i2c_mst_xfer,
.slave_xfer = RT_NULL,
.i2c_bus_control = RT_NULL
};
int ra_hw_i2c_init(void)
{
fsp_err_t err = FSP_SUCCESS;
prv_ra_i2c.ops = &ra_i2c_ops;
prv_ra_i2c.priv = 0;
/* opening IIC master module */
err = R_IIC_MASTER_Open(&g_i2c_master1_ctrl, &g_i2c_master1_cfg);
/* handle error */
if (FSP_SUCCESS != err)
{
LOG_E("R_IIC_MASTER_Open API failed");
return err;
}
rt_i2c_bus_device_register(&prv_ra_i2c, "i2c1");
return 0;
}
INIT_DEVICE_EXPORT(ra_hw_i2c_init);
#endif /* BSP_USING_I2C */
|
