summaryrefslogtreecommitdiff
path: root/bsp/renesas/ra2e2-ek/.secure_xml
blob: 85b8c8ec1471c6028cdeec49f9cb1687abf924e7 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<raConfiguration version="11">
  <generalSettings>
    <option key="#Board#" value="board.ra2e2_ek"/>
    <option key="CPU" value="RA2E2"/>
    <option key="Core" value="CM23"/>
    <option key="#TargetName#" value="R7FA2E2A72DNK"/>
    <option key="#TargetARCHITECTURE#" value="cortex-m23"/>
    <option key="#DeviceCommand#" value="R7FA2E2A7"/>
    <option key="#RTOS#" value="_none"/>
    <option key="#pinconfiguration#" value="R7FA2E2A72DNK.pincfg"/>
    <option key="#FSPVersion#" value="6.0.0"/>
    <option key="#ConfigurationFragments#" value="Renesas##BSP##Board##ra2e2_ek##"/>
    <option key="#SELECTED_TOOLCHAIN#" value="com.arm.toolchain"/>
  </generalSettings>
  <raBspConfiguration/>
  <raClockConfiguration>
    <node id="board.clock.hoco.freq" option="board.clock.hoco.freq.48m"/>
    <node id="board.clock.loco.freq" option="board.clock.loco.freq.32768"/>
    <node id="board.clock.moco.freq" option="board.clock.moco.freq.8m"/>
    <node id="board.clock.clock.source" option="board.clock.clock.source.hoco"/>
    <node id="board.clock.iclk.div" option="board.clock.iclk.div.1"/>
    <node id="board.clock.iclk.display" option="board.clock.iclk.display.value"/>
    <node id="board.clock.pclkb.div" option="board.clock.pclkb.div.2"/>
    <node id="board.clock.pclkb.display" option="board.clock.pclkb.display.value"/>
    <node id="board.clock.pclkd.div" option="board.clock.pclkd.div.1"/>
    <node id="board.clock.pclkd.display" option="board.clock.pclkd.display.value"/>
    <node id="board.clock.clkout.source" option="board.clock.clkout.source.disabled"/>
    <node id="board.clock.clkout.div" option="board.clock.clkout.div.1"/>
    <node id="board.clock.clkout.display" option="board.clock.clkout.display.value"/>
  </raClockConfiguration>
  <raPinConfiguration>
    <pincfg active="true" name="" symbol="">
      <configSetting altId="i3c0.scl0.p400" configurationId="i3c0.scl0" peripheral="I3C0"/>
      <configSetting altId="i3c0.sda0.p401" configurationId="i3c0.sda0" peripheral="I3C0"/>
      <configSetting altId="jtag_fslash_swd.swclk.p300" configurationId="jtag_fslash_swd.swclk" peripheral="JTAG/SWD"/>
      <configSetting altId="jtag_fslash_swd.swdio.p108" configurationId="jtag_fslash_swd.swdio" peripheral="JTAG/SWD"/>
      <configSetting altId="p015.output.low" configurationId="p015"/>
      <configSetting altId="p111.input" configurationId="p111"/>
      <configSetting altId="p112.output.low" configurationId="p112"/>
      <configSetting altId="p205.input" configurationId="p205"/>
      <configSetting altId="p914.output.low" configurationId="p914"/>
      <configSetting altId="sci9.rxd9.p100" configurationId="sci9.rxd9" isUsedByDriver="true" peripheral="SCI9"/>
      <configSetting altId="sci9.txd9.p101" configurationId="sci9.txd9" isUsedByDriver="true" peripheral="SCI9"/>
    </pincfg>
  </raPinConfiguration>
</raConfiguration>