summaryrefslogtreecommitdiff
path: root/bsp/renesas/ra6w1-ek/rafw_gen/vector_data.h
blob: b18124b3f5b8cfb9ab171bf8aa20a23d37b8cf7b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
/* generated vector header file - do not edit */
#ifndef VECTOR_DATA_H
#define VECTOR_DATA_H

#ifdef __cplusplus
extern "C" {
#endif

#include <rtconfig.h>
#include "bsp_api.h"

void uart_w_isr(void);
void r_ext_irq_w_isr(void);

#define VECTOR_NUMBER_UARTW0_IRQ ((IRQn_Type) UART_IRQn) /* UARTW IRQ (Generic interrupt) */
#define UARTW0_IRQ_IRQn          ((IRQn_Type) UART_IRQn) /* UARTW IRQ (Generic interrupt) */

#ifdef BSP_USING_UART1
#define VECTOR_NUMBER_UARTW1_IRQ ((IRQn_Type) UART2_IRQn) /* UARTW2 IRQ (Generic interrupt) */
#define UARTW1_IRQ_IRQn          ((IRQn_Type) UART2_IRQn) /* UARTW2 IRQ (Generic interrupt) */
#endif

#ifdef BSP_USING_UART2
#define VECTOR_NUMBER_UARTW2_IRQ ((IRQn_Type) UART3_IRQn) /* UARTW3 IRQ (Generic interrupt) */
#define UARTW2_IRQ_IRQn          ((IRQn_Type) UART3_IRQn) /* UARTW3 IRQ (Generic interrupt) */
#endif

#define VECTOR_NUMBER_EXTIRQW_P0_IRQ ((IRQn_Type) GPIO_P0_IRQn) /* EXTIRQW P0 IRQ */
#define EXTIRQW_P0_IRQ_IRQn          ((IRQn_Type) GPIO_P0_IRQn) /* EXTIRQW P0 IRQ */
#define VECTOR_NUMBER_EXTIRQW_P1_IRQ ((IRQn_Type) GPIO_P1_IRQn) /* EXTIRQW P1 IRQ */
#define EXTIRQW_P1_IRQ_IRQn          ((IRQn_Type) GPIO_P1_IRQn) /* EXTIRQW P1 IRQ */

#ifdef BSP_USING_SPI
void spi_w_gen_isr(void);
#ifdef BSP_USING_SPI0
#define VECTOR_NUMBER_SPIW0_IRQ ((IRQn_Type) SPI_IRQn) /* SPIW IRQ */
#define SPIW0_IRQ_IRQn          ((IRQn_Type) SPI_IRQn) /* SPIW IRQ */
#endif  /* BSP_USING_SPI0 */

#ifdef BSP_USING_SPI1
#define VECTOR_NUMBER_SPIW1_IRQ ((IRQn_Type) SPI2_IRQn) /* SPIW2 IRQ */
#define SPIW1_IRQ_IRQn          ((IRQn_Type) SPI2_IRQn) /* SPIW2 IRQ */
#endif  /* BSP_USING_SPI1 */
#endif  /* BSP_USING_SPI */

#ifdef BSP_USING_HW_I2C
void i2c_master_w_gen_isr(void);
#ifdef BSP_USING_HW_I2C0
#define VECTOR_NUMBER_I2CW0_IRQ ((IRQn_Type) I2C_IRQn) /* I2CW IRQ */
#define I2CW0_IRQ_IRQn          ((IRQn_Type) I2C_IRQn) /* I2CW IRQ */
#endif /* BSP_USING_HW_I2C0 */

#ifdef BSP_USING_HW_I2C1
#define VECTOR_NUMBER_I2CW1_IRQ ((IRQn_Type) I2C2_IRQn) /* I2CW2 IRQ */
#define I2CW1_IRQ_IRQn          ((IRQn_Type) I2C2_IRQn) /* I2CW2 IRQ */
#endif /* BSP_USING_HW_I2C1 */
#endif /* BSP_USING_HW_I2C */

#ifdef BSP_USING_TIM_W
void r_tim_w_generic_isr(void);
#ifdef BSP_USING_TIM0
#define VECTOR_NUMBER_TIMW0_IRQ ((IRQn_Type) TIMER_IRQn)
#define TIMW0_IRQ_IRQn          ((IRQn_Type) TIMER_IRQn)
#endif
#ifdef BSP_USING_TIM1
#define VECTOR_NUMBER_TIMW1_IRQ ((IRQn_Type) TIMER2_IRQn)
#define TIMW1_IRQ_IRQn          ((IRQn_Type) TIMER2_IRQn)
#endif
#ifdef BSP_USING_TIM2
#define VECTOR_NUMBER_TIMW2_IRQ ((IRQn_Type) TIMER3_IRQn)
#define TIMW2_IRQ_IRQn          ((IRQn_Type) TIMER3_IRQn)
#endif
#ifdef BSP_USING_TIM3
#define VECTOR_NUMBER_TIMW3_IRQ ((IRQn_Type) TIMER4_IRQn)
#define TIMW3_IRQ_IRQn          ((IRQn_Type) TIMER4_IRQn)
#endif
#ifdef BSP_USING_TIM4
#define VECTOR_NUMBER_TIMW4_IRQ ((IRQn_Type) TIMER5_IRQn)
#define TIMW4_IRQ_IRQn          ((IRQn_Type) TIMER5_IRQn)
#endif
#ifdef BSP_USING_TIM5
#define VECTOR_NUMBER_TIMW5_IRQ ((IRQn_Type) TIMER6_IRQn)
#define TIMW5_IRQ_IRQn          ((IRQn_Type) TIMER6_IRQn)
#endif
#ifdef BSP_USING_TIM6
#define VECTOR_NUMBER_TIMW6_IRQ ((IRQn_Type) TIMER7_IRQn)
#define TIMW6_IRQ_IRQn          ((IRQn_Type) TIMER7_IRQn)
#endif
#ifdef BSP_USING_TIM7
#define VECTOR_NUMBER_TIMW7_IRQ ((IRQn_Type) TIMER8_IRQn)
#define TIMW7_IRQ_IRQn          ((IRQn_Type) TIMER8_IRQn)
#endif
#endif /* BSP_USING_TIM_W */

#ifdef __cplusplus
}
#endif

#endif /* VECTOR_DATA_H */