summaryrefslogtreecommitdiff
path: root/bsp/samd21/sam_d2x_asflib/sam0/drivers/ccl/ccl.c
blob: abcf7d6c3e04c39743af65668d8badd1bbce101e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
/**
 * \file
 *
 * \brief SAM Configurable Custom Logic (CCL) Driver
 *
 * Copyright (C) 2014-2015 Atmel Corporation. All rights reserved.
 *
 * \asf_license_start
 *
 * \page License
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 *
 * 3. The name of Atmel may not be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * 4. This software may only be redistributed and used in connection with an
 *    Atmel microcontroller product.
 *
 * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
 * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
 * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 * \asf_license_stop
 *
 */
/*
 * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
 */

#include "ccl.h"

void ccl_init(struct ccl_config *const config)
{
#if (SAML22) || (SAMC20) || (SAMC21)
	/* Turn on the digital interface clock. */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_CCL);
#else
	/* Turn on the digital interface clock. */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_CCL);
#endif
	/* Reset module. */
	ccl_module_reset();

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
	system_gclk_chan_set_config(CCL_GCLK_ID, &gclk_chan_conf);
	system_gclk_chan_enable(CCL_GCLK_ID);

	if(config->run_in_standby) {
		/* Enable run in standy mode. */
		CCL->CTRL.reg |= CCL_CTRL_RUNSTDBY;
	} else {
		/* Disable run in standy mode. */
		CCL->CTRL.reg &= ~ CCL_CTRL_RUNSTDBY;
	}
}

void ccl_lut_get_config_defaults(struct ccl_lut_config *const config)
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->truth_table_value = 0x00;
	config->event_output_enable = false;
	config->event_input_enable = false;
	config->event_input_inverted_enable = false;
	config->input0_src_sel = CCL_LUT_INPUT_SRC_MASK;
	config->input1_src_sel = CCL_LUT_INPUT_SRC_MASK;
	config->input2_src_sel = CCL_LUT_INPUT_SRC_MASK;
	config->edge_selection_enable = false;
	config->filter_sel = CCL_LUT_FILTER_DISABLE;
}

enum status_code ccl_lut_set_config(const enum ccl_lut_id number,
		struct ccl_lut_config *const config)
{
	/* Sanity check arguments */
	Assert(config);

	uint32_t temp = 0;

	if(CCL->CTRL.reg & CCL_CTRL_ENABLE)
		return STATUS_BUSY;

	if (config->event_output_enable) {
		temp |= CCL_LUTCTRL_LUTEO;
	}

	if (config->event_input_enable) {
		temp |= CCL_LUTCTRL_LUTEI;
	}

	if (config->event_input_inverted_enable) {
		temp |= CCL_LUTCTRL_INVEI;
	}

	if (config->edge_selection_enable) {
		temp |= CCL_LUTCTRL_EDGESEL;
	}

	CCL->LUTCTRL[number].reg = temp |
		CCL_LUTCTRL_INSEL0(config->input0_src_sel) |
		CCL_LUTCTRL_INSEL1(config->input1_src_sel) |
		CCL_LUTCTRL_INSEL2(config->input2_src_sel) |
		CCL_LUTCTRL_TRUTH(config->truth_table_value) |
		config->filter_sel;

	return STATUS_OK;
}

enum status_code ccl_seq_config(const enum ccl_seq_id number,
		const enum ccl_seq_selection seq_selection)
{
	if(CCL->CTRL.reg & CCL_CTRL_ENABLE)
		return STATUS_BUSY;

	CCL->SEQCTRL[number].reg = seq_selection;

	return STATUS_OK;
}

void ccl_lut_enable(const enum ccl_lut_id number)
{
	/* Enable the LUTx */
	CCL->LUTCTRL[number].reg |= CCL_LUTCTRL_ENABLE;
}

void ccl_lut_disable(const enum ccl_lut_id number)
{
	/* Disable the LUTx */
	CCL->LUTCTRL[number].reg &= ~CCL_LUTCTRL_ENABLE;
}