1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
|
/*
* Copyright (c) 2006-2024, RT-Thread Development Team
*
* SPDX-License-Identifier: Apache-2.0
*
* Change Logs:
* Date Author Notes
* 2024-02-06 Dyyt587 first version
* 2024-04-23 Zeidan Add I2Cx_xx_DMA_CONFIG
* 2024-06-23 wdfk-prog Add H7 hard I2C config
* 2026-04-13 wdfk-prog Unify DMA config descriptors
*/
#ifndef __I2C_HARD_CONFIG_H__
#define __I2C_HARD_CONFIG_H__
#include <rtthread.h>
#ifdef __cplusplus
extern "C" {
#endif
#ifdef BSP_USING_HARD_I2C1
#ifndef I2C1_BUS_CONFIG
#define I2C1_BUS_CONFIG \
{ \
.Instance = I2C1, \
.timing = 0x307075B1, \
.timeout = 1000, \
.name = "hwi2c1", \
.evirq_type = I2C1_EV_IRQn, \
.erirq_type = I2C1_ER_IRQn, \
}
#endif /* I2C1_BUS_CONFIG */
#endif /* BSP_USING_HARD_I2C1 */
#ifdef BSP_I2C1_TX_USING_DMA
#ifndef I2C1_TX_DMA_PRIORITY
#define I2C1_TX_DMA_PRIORITY DMA_PRIORITY_LOW
#endif /* I2C1_TX_DMA_PRIORITY */
#ifndef I2C1_TX_DMA_PREEMPT_PRIORITY
#define I2C1_TX_DMA_PREEMPT_PRIORITY 1
#endif /* I2C1_TX_DMA_PREEMPT_PRIORITY */
#ifndef I2C1_TX_DMA_SUB_PRIORITY
#define I2C1_TX_DMA_SUB_PRIORITY 0
#endif /* I2C1_TX_DMA_SUB_PRIORITY */
#ifndef I2C1_TX_DMA_CONFIG
#define I2C1_TX_DMA_CONFIG \
STM32_DMA_TX_BYTE_CONFIG_INIT_EX( \
I2C1_TX_DMA_INSTANCE, \
I2C1_TX_DMA_RCC, \
I2C1_TX_DMA_IRQ, \
0U, \
DMA_REQUEST_I2C1_TX, \
I2C1_TX_DMA_PRIORITY, \
I2C1_TX_DMA_PREEMPT_PRIORITY, \
I2C1_TX_DMA_SUB_PRIORITY)
#endif /* I2C1_TX_DMA_CONFIG */
#endif /* BSP_I2C1_TX_USING_DMA */
#ifdef BSP_I2C1_RX_USING_DMA
#ifndef I2C1_RX_DMA_PRIORITY
#define I2C1_RX_DMA_PRIORITY DMA_PRIORITY_LOW
#endif /* I2C1_RX_DMA_PRIORITY */
#ifndef I2C1_RX_DMA_PREEMPT_PRIORITY
#define I2C1_RX_DMA_PREEMPT_PRIORITY 0
#endif /* I2C1_RX_DMA_PREEMPT_PRIORITY */
#ifndef I2C1_RX_DMA_SUB_PRIORITY
#define I2C1_RX_DMA_SUB_PRIORITY 0
#endif /* I2C1_RX_DMA_SUB_PRIORITY */
#ifndef I2C1_RX_DMA_CONFIG
#define I2C1_RX_DMA_CONFIG \
STM32_DMA_RX_BYTE_CONFIG_INIT_EX( \
I2C1_RX_DMA_INSTANCE, \
I2C1_RX_DMA_RCC, \
I2C1_RX_DMA_IRQ, \
0U, \
DMA_REQUEST_I2C1_RX, \
I2C1_RX_DMA_PRIORITY, \
I2C1_RX_DMA_PREEMPT_PRIORITY, \
I2C1_RX_DMA_SUB_PRIORITY)
#endif /* I2C1_RX_DMA_CONFIG */
#endif /* BSP_I2C1_RX_USING_DMA */
#ifdef BSP_USING_HARD_I2C2
#ifndef I2C2_BUS_CONFIG
#define I2C2_BUS_CONFIG \
{ \
.Instance = I2C2, \
.timing = 0x307075B1, \
.timeout = 1000, \
.name = "hwi2c2", \
.evirq_type = I2C2_EV_IRQn, \
.erirq_type = I2C2_ER_IRQn, \
}
#endif /* I2C2_BUS_CONFIG */
#endif /* BSP_USING_HARD_I2C2 */
#ifdef BSP_I2C2_TX_USING_DMA
#ifndef I2C2_TX_DMA_PRIORITY
#define I2C2_TX_DMA_PRIORITY DMA_PRIORITY_LOW
#endif /* I2C2_TX_DMA_PRIORITY */
#ifndef I2C2_TX_DMA_PREEMPT_PRIORITY
#define I2C2_TX_DMA_PREEMPT_PRIORITY 1
#endif /* I2C2_TX_DMA_PREEMPT_PRIORITY */
#ifndef I2C2_TX_DMA_SUB_PRIORITY
#define I2C2_TX_DMA_SUB_PRIORITY 0
#endif /* I2C2_TX_DMA_SUB_PRIORITY */
#ifndef I2C2_TX_DMA_CONFIG
#define I2C2_TX_DMA_CONFIG \
STM32_DMA_TX_BYTE_CONFIG_INIT_EX( \
I2C2_TX_DMA_INSTANCE, \
I2C2_TX_DMA_RCC, \
I2C2_TX_DMA_IRQ, \
0U, \
DMA_REQUEST_I2C2_TX, \
I2C2_TX_DMA_PRIORITY, \
I2C2_TX_DMA_PREEMPT_PRIORITY, \
I2C2_TX_DMA_SUB_PRIORITY)
#endif /* I2C2_TX_DMA_CONFIG */
#endif /* BSP_I2C2_TX_USING_DMA */
#ifdef BSP_I2C2_RX_USING_DMA
#ifndef I2C2_RX_DMA_PRIORITY
#define I2C2_RX_DMA_PRIORITY DMA_PRIORITY_LOW
#endif /* I2C2_RX_DMA_PRIORITY */
#ifndef I2C2_RX_DMA_PREEMPT_PRIORITY
#define I2C2_RX_DMA_PREEMPT_PRIORITY 0
#endif /* I2C2_RX_DMA_PREEMPT_PRIORITY */
#ifndef I2C2_RX_DMA_SUB_PRIORITY
#define I2C2_RX_DMA_SUB_PRIORITY 0
#endif /* I2C2_RX_DMA_SUB_PRIORITY */
#ifndef I2C2_RX_DMA_CONFIG
#define I2C2_RX_DMA_CONFIG \
STM32_DMA_RX_BYTE_CONFIG_INIT_EX( \
I2C2_RX_DMA_INSTANCE, \
I2C2_RX_DMA_RCC, \
I2C2_RX_DMA_IRQ, \
0U, \
DMA_REQUEST_I2C2_RX, \
I2C2_RX_DMA_PRIORITY, \
I2C2_RX_DMA_PREEMPT_PRIORITY, \
I2C2_RX_DMA_SUB_PRIORITY)
#endif /* I2C2_RX_DMA_CONFIG */
#endif /* BSP_I2C2_RX_USING_DMA */
#ifdef BSP_USING_HARD_I2C3
#ifndef I2C3_BUS_CONFIG
#define I2C3_BUS_CONFIG \
{ \
.Instance = I2C3, \
.timing = 0x307075B1, \
.timeout = 1000, \
.name = "hwi2c3", \
.evirq_type = I2C3_EV_IRQn, \
.erirq_type = I2C3_ER_IRQn, \
}
#endif /* I2C3_BUS_CONFIG */
#endif /* BSP_USING_HARD_I2C3 */
#ifdef BSP_I2C3_TX_USING_DMA
#ifndef I2C3_TX_DMA_PRIORITY
#define I2C3_TX_DMA_PRIORITY DMA_PRIORITY_LOW
#endif /* I2C3_TX_DMA_PRIORITY */
#ifndef I2C3_TX_DMA_PREEMPT_PRIORITY
#define I2C3_TX_DMA_PREEMPT_PRIORITY 1
#endif /* I2C3_TX_DMA_PREEMPT_PRIORITY */
#ifndef I2C3_TX_DMA_SUB_PRIORITY
#define I2C3_TX_DMA_SUB_PRIORITY 0
#endif /* I2C3_TX_DMA_SUB_PRIORITY */
#ifndef I2C3_TX_DMA_CONFIG
#define I2C3_TX_DMA_CONFIG \
STM32_DMA_TX_BYTE_CONFIG_INIT_EX( \
I2C3_TX_DMA_INSTANCE, \
I2C3_TX_DMA_RCC, \
I2C3_TX_DMA_IRQ, \
0U, \
DMA_REQUEST_I2C3_TX, \
I2C3_TX_DMA_PRIORITY, \
I2C3_TX_DMA_PREEMPT_PRIORITY, \
I2C3_TX_DMA_SUB_PRIORITY)
#endif /* I2C3_TX_DMA_CONFIG */
#endif /* BSP_I2C3_TX_USING_DMA */
#ifdef BSP_I2C3_RX_USING_DMA
#ifndef I2C3_RX_DMA_PRIORITY
#define I2C3_RX_DMA_PRIORITY DMA_PRIORITY_LOW
#endif /* I2C3_RX_DMA_PRIORITY */
#ifndef I2C3_RX_DMA_PREEMPT_PRIORITY
#define I2C3_RX_DMA_PREEMPT_PRIORITY 0
#endif /* I2C3_RX_DMA_PREEMPT_PRIORITY */
#ifndef I2C3_RX_DMA_SUB_PRIORITY
#define I2C3_RX_DMA_SUB_PRIORITY 0
#endif /* I2C3_RX_DMA_SUB_PRIORITY */
#ifndef I2C3_RX_DMA_CONFIG
#define I2C3_RX_DMA_CONFIG \
STM32_DMA_RX_BYTE_CONFIG_INIT_EX( \
I2C3_RX_DMA_INSTANCE, \
I2C3_RX_DMA_RCC, \
I2C3_RX_DMA_IRQ, \
0U, \
DMA_REQUEST_I2C3_RX, \
I2C3_RX_DMA_PRIORITY, \
I2C3_RX_DMA_PREEMPT_PRIORITY, \
I2C3_RX_DMA_SUB_PRIORITY)
#endif /* I2C3_RX_DMA_CONFIG */
#endif /* BSP_I2C3_RX_USING_DMA */
#ifdef BSP_USING_HARD_I2C4
#ifndef I2C4_BUS_CONFIG
#define I2C4_BUS_CONFIG \
{ \
.Instance = I2C4, \
.timing = 0x307075B1, \
.timeout = 1000, \
.name = "hwi2c4", \
.evirq_type = I2C4_EV_IRQn, \
.erirq_type = I2C4_ER_IRQn, \
}
#endif /* I2C4_BUS_CONFIG */
#endif /* BSP_USING_HARD_I2C4 */
#ifdef BSP_I2C4_TX_USING_DMA
#ifndef I2C4_TX_DMA_PRIORITY
#define I2C4_TX_DMA_PRIORITY DMA_PRIORITY_LOW
#endif /* I2C4_TX_DMA_PRIORITY */
#ifndef I2C4_TX_DMA_PREEMPT_PRIORITY
#define I2C4_TX_DMA_PREEMPT_PRIORITY 1
#endif /* I2C4_TX_DMA_PREEMPT_PRIORITY */
#ifndef I2C4_TX_DMA_SUB_PRIORITY
#define I2C4_TX_DMA_SUB_PRIORITY 0
#endif /* I2C4_TX_DMA_SUB_PRIORITY */
#ifndef I2C4_TX_DMA_CONFIG
#define I2C4_TX_DMA_CONFIG \
STM32_DMA_TX_BYTE_CONFIG_INIT_EX( \
I2C4_TX_DMA_INSTANCE, \
I2C4_TX_DMA_RCC, \
I2C4_TX_DMA_IRQ, \
0U, \
DMA_REQUEST_I2C4_TX, \
I2C4_TX_DMA_PRIORITY, \
I2C4_TX_DMA_PREEMPT_PRIORITY, \
I2C4_TX_DMA_SUB_PRIORITY)
#endif /* I2C4_TX_DMA_CONFIG */
#endif /* BSP_I2C4_TX_USING_DMA */
#ifdef BSP_I2C4_RX_USING_DMA
#ifndef I2C4_RX_DMA_PRIORITY
#define I2C4_RX_DMA_PRIORITY DMA_PRIORITY_LOW
#endif /* I2C4_RX_DMA_PRIORITY */
#ifndef I2C4_RX_DMA_PREEMPT_PRIORITY
#define I2C4_RX_DMA_PREEMPT_PRIORITY 0
#endif /* I2C4_RX_DMA_PREEMPT_PRIORITY */
#ifndef I2C4_RX_DMA_SUB_PRIORITY
#define I2C4_RX_DMA_SUB_PRIORITY 0
#endif /* I2C4_RX_DMA_SUB_PRIORITY */
#ifndef I2C4_RX_DMA_CONFIG
#define I2C4_RX_DMA_CONFIG \
STM32_DMA_RX_BYTE_CONFIG_INIT_EX( \
I2C4_RX_DMA_INSTANCE, \
I2C4_RX_DMA_RCC, \
I2C4_RX_DMA_IRQ, \
0U, \
DMA_REQUEST_I2C4_RX, \
I2C4_RX_DMA_PRIORITY, \
I2C4_RX_DMA_PREEMPT_PRIORITY, \
I2C4_RX_DMA_SUB_PRIORITY)
#endif /* I2C4_RX_DMA_CONFIG */
#endif /* BSP_I2C4_RX_USING_DMA */
#ifdef __cplusplus
}
#endif
#endif /*__I2C_HARD_CONFIG_H__ */
|
