1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
|
//###########################################################################
//
// FILE: F2837xD_emif.h
//
// TITLE: EMIF Register Definitions.
//
//###########################################################################
// $TI Release: F2837xD Support Library v3.05.00.00 $
// $Release Date: Tue Jun 26 03:15:23 CDT 2018 $
// $Copyright:
// Copyright (C) 2013-2018 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//
// Redistributions of source code must retain the above copyright
// notice, this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in the
// documentation and/or other materials provided with the
// distribution.
//
// Neither the name of Texas Instruments Incorporated nor the names of
// its contributors may be used to endorse or promote products derived
// from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################
#ifndef __F2837xD_EMIF_H__
#define __F2837xD_EMIF_H__
#ifdef __cplusplus
extern "C" {
#endif
//---------------------------------------------------------------------------
// EMIF Individual Register Bit Definitions:
struct RCSR_BITS { // bits description
Uint16 MINOR_REVISION:8; // 7:0 Minor Revision.
Uint16 MAJOR_REVISION:8; // 15:8 Major Revision.
Uint16 MODULE_ID:14; // 29:16 EMIF module ID.
Uint16 FR:1; // 30 EMIF is running in full rate or half rate.
Uint16 BE:1; // 31 EMIF endian mode.
};
union RCSR_REG {
Uint32 all;
struct RCSR_BITS bit;
};
struct ASYNC_WCCR_BITS { // bits description
Uint16 MAX_EXT_WAIT:8; // 7:0 Maximum Extended Wait cycles.
Uint16 rsvd1:8; // 15:8 Reserved
Uint16 rsvd2:2; // 17:16 Reserved
Uint16 rsvd3:2; // 19:18 Reserved
Uint16 rsvd4:2; // 21:20 Reserved
Uint16 rsvd5:2; // 23:22 Reserved
Uint16 rsvd6:4; // 27:24 Reserved
Uint16 WP0:1; // 28 Polarity for EMxWAIT.
Uint16 rsvd7:1; // 29 Reserved
Uint16 rsvd8:1; // 30 Reserved
Uint16 rsvd9:1; // 31 Reserved
};
union ASYNC_WCCR_REG {
Uint32 all;
struct ASYNC_WCCR_BITS bit;
};
struct SDRAM_CR_BITS { // bits description
Uint16 PAGESIGE:3; // 2:0 Page Size.
Uint16 rsvd1:1; // 3 Reserved
Uint16 IBANK:3; // 6:4 Internal Bank setup of SDRAM devices.
Uint16 rsvd2:1; // 7 Reserved
Uint16 BIT_11_9_LOCK:1; // 8 Bits 11 to 9 are writable only if this bit is set.
Uint16 CL:3; // 11:9 CAS Latency.
Uint16 rsvd3:1; // 12 Reserved
Uint16 rsvd4:1; // 13 Reserved
Uint16 NM:1; // 14 Narrow Mode.
Uint16 rsvd5:1; // 15 Reserved
Uint16 rsvd6:1; // 16 Reserved
Uint16 rsvd7:2; // 18:17 Reserved
Uint16 rsvd8:1; // 19 Reserved
Uint16 rsvd9:3; // 22:20 Reserved
Uint16 rsvd10:3; // 25:23 Reserved
Uint16 rsvd11:3; // 28:26 Reserved
Uint16 PDWR:1; // 29 Perform refreshes during Power Down.
Uint16 PD:1; // 30 Power Down.
Uint16 SR:1; // 31 Self Refresh.
};
union SDRAM_CR_REG {
Uint32 all;
struct SDRAM_CR_BITS bit;
};
struct SDRAM_RCR_BITS { // bits description
Uint16 REFRESH_RATE:13; // 12:0 Refresh Rate.
Uint16 rsvd1:3; // 15:13 Reserved
Uint16 rsvd2:3; // 18:16 Reserved
Uint16 rsvd3:13; // 31:19 Reserved
};
union SDRAM_RCR_REG {
Uint32 all;
struct SDRAM_RCR_BITS bit;
};
struct ASYNC_CS2_CR_BITS { // bits description
Uint16 ASIZE:2; // 1:0 Asynchronous Memory Size.
Uint16 TA:2; // 3:2 Turn Around cycles.
Uint16 R_HOLD:3; // 6:4 Read Strobe Hold cycles.
Uint16 R_STROBE:6; // 12:7 Read Strobe Duration cycles.
Uint32 R_SETUP:4; // 16:13 Read Strobe Setup cycles.
Uint16 W_HOLD:3; // 19:17 Write Strobe Hold cycles.
Uint16 W_STROBE:6; // 25:20 Write Strobe Duration cycles.
Uint16 W_SETUP:4; // 29:26 Write Strobe Setup cycles.
Uint16 EW:1; // 30 Extend Wait mode.
Uint16 SS:1; // 31 Select Strobe mode.
};
union ASYNC_CS2_CR_REG {
Uint32 all;
struct ASYNC_CS2_CR_BITS bit;
};
struct ASYNC_CS3_CR_BITS { // bits description
Uint16 ASIZE:2; // 1:0 Asynchronous Memory Size.
Uint16 TA:2; // 3:2 Turn Around cycles.
Uint16 R_HOLD:3; // 6:4 Read Strobe Hold cycles.
Uint16 R_STROBE:6; // 12:7 Read Strobe Duration cycles.
Uint32 R_SETUP:4; // 16:13 Read Strobe Setup cycles.
Uint16 W_HOLD:3; // 19:17 Write Strobe Hold cycles.
Uint16 W_STROBE:6; // 25:20 Write Strobe Duration cycles.
Uint16 W_SETUP:4; // 29:26 Write Strobe Setup cycles.
Uint16 EW:1; // 30 Extend Wait mode.
Uint16 SS:1; // 31 Select Strobe mode.
};
union ASYNC_CS3_CR_REG {
Uint32 all;
struct ASYNC_CS3_CR_BITS bit;
};
struct ASYNC_CS4_CR_BITS { // bits description
Uint16 ASIZE:2; // 1:0 Asynchronous Memory Size.
Uint16 TA:2; // 3:2 Turn Around cycles.
Uint16 R_HOLD:3; // 6:4 Read Strobe Hold cycles.
Uint16 R_STROBE:6; // 12:7 Read Strobe Duration cycles.
Uint32 R_SETUP:4; // 16:13 Read Strobe Setup cycles.
Uint16 W_HOLD:3; // 19:17 Write Strobe Hold cycles.
Uint16 W_STROBE:6; // 25:20 Write Strobe Duration cycles.
Uint16 W_SETUP:4; // 29:26 Write Strobe Setup cycles.
Uint16 EW:1; // 30 Extend Wait mode.
Uint16 SS:1; // 31 Select Strobe mode.
};
union ASYNC_CS4_CR_REG {
Uint32 all;
struct ASYNC_CS4_CR_BITS bit;
};
struct SDRAM_TR_BITS { // bits description
Uint16 rsvd1:4; // 3:0 Reserved
Uint16 T_RRD:3; // 6:4 Activate to Activate timing for different bank.
Uint16 rsvd2:1; // 7 Reserved
Uint16 T_RC:4; // 11:8 Activate to Activate timing .
Uint16 T_RAS:4; // 15:12 Activate to Precharge timing.
Uint16 T_WR:3; // 18:16 Last Write to Precharge timing.
Uint16 rsvd3:1; // 19 Reserved
Uint16 T_RCD:3; // 22:20 Activate to Read/Write timing.
Uint16 rsvd4:1; // 23 Reserved
Uint16 T_RP:3; // 26:24 Precharge to Activate/Refresh timing.
Uint16 T_RFC:5; // 31:27 Refresh/Load Mode to Refresh/Activate timing
};
union SDRAM_TR_REG {
Uint32 all;
struct SDRAM_TR_BITS bit;
};
struct SDR_EXT_TMNG_BITS { // bits description
Uint16 T_XS:5; // 4:0 Self Refresh exit to new command timing.
Uint16 rsvd1:11; // 15:5 Reserved
Uint16 rsvd2:16; // 31:16 Reserved
};
union SDR_EXT_TMNG_REG {
Uint32 all;
struct SDR_EXT_TMNG_BITS bit;
};
struct INT_RAW_BITS { // bits description
Uint16 AT:1; // 0 Asynchronous Timeout.
Uint16 LT:1; // 1 Line Trap.
Uint16 WR:4; // 5:2 Wait Rise.
Uint16 rsvd1:10; // 15:6 Reserved
Uint16 rsvd2:16; // 31:16 Reserved
};
union INT_RAW_REG {
Uint32 all;
struct INT_RAW_BITS bit;
};
struct INT_MSK_BITS { // bits description
Uint16 AT_MASKED:1; // 0 Asynchronous Timeout.
Uint16 LT_MASKED:1; // 1 Line Trap.
Uint16 WR_MASKED:4; // 5:2 Wait Rise.
Uint16 rsvd1:10; // 15:6 Reserved
Uint16 rsvd2:16; // 31:16 Reserved
};
union INT_MSK_REG {
Uint32 all;
struct INT_MSK_BITS bit;
};
struct INT_MSK_SET_BITS { // bits description
Uint16 AT_MASK_SET:1; // 0 Asynchronous Timeout.
Uint16 LT_MASK_SET:1; // 1 Line Trap.
Uint16 WR_MASK_SET:4; // 5:2 Wait Rise.
Uint16 rsvd1:10; // 15:6 Reserved
Uint16 rsvd2:16; // 31:16 Reserved
};
union INT_MSK_SET_REG {
Uint32 all;
struct INT_MSK_SET_BITS bit;
};
struct INT_MSK_CLR_BITS { // bits description
Uint16 AT_MASK_CLR:1; // 0 Asynchronous Timeout.
Uint16 LT_MASK_CLR:1; // 1 Line Trap.
Uint16 WR_MASK_CLR:4; // 5:2 Wait Rise.
Uint16 rsvd1:10; // 15:6 Reserved
Uint16 rsvd2:16; // 31:16 Reserved
};
union INT_MSK_CLR_REG {
Uint32 all;
struct INT_MSK_CLR_BITS bit;
};
struct EMIF_REGS {
union RCSR_REG RCSR; // Revision Code and Status Register
union ASYNC_WCCR_REG ASYNC_WCCR; // Async Wait Cycle Config Register
union SDRAM_CR_REG SDRAM_CR; // SDRAM (EMxCS0n) Config Register
union SDRAM_RCR_REG SDRAM_RCR; // SDRAM Refresh Control Register
union ASYNC_CS2_CR_REG ASYNC_CS2_CR; // Async 1 (EMxCS2n) Config Register
union ASYNC_CS3_CR_REG ASYNC_CS3_CR; // Async 2 (EMxCS3n) Config Register
union ASYNC_CS4_CR_REG ASYNC_CS4_CR; // Async 3 (EMxCS4n) Config Register
Uint16 rsvd1[2]; // Reserved
union SDRAM_TR_REG SDRAM_TR; // SDRAM Timing Register
Uint16 rsvd2[6]; // Reserved
Uint32 TOTAL_SDRAM_AR; // Total SDRAM Accesses Register
Uint32 TOTAL_SDRAM_ACTR; // Total SDRAM Activate Register
Uint16 rsvd3[2]; // Reserved
union SDR_EXT_TMNG_REG SDR_EXT_TMNG; // SDRAM SR/PD Exit Timing Register
union INT_RAW_REG INT_RAW; // Interrupt Raw Register
union INT_MSK_REG INT_MSK; // Interrupt Masked Register
union INT_MSK_SET_REG INT_MSK_SET; // Interrupt Mask Set Register
union INT_MSK_CLR_REG INT_MSK_CLR; // Interrupt Mask Clear Register
Uint16 rsvd4[72]; // Reserved
};
//---------------------------------------------------------------------------
// EMIF External References & Function Declarations:
//
#ifdef CPU1
extern volatile struct EMIF_REGS Emif1Regs;
extern volatile struct EMIF_REGS Emif2Regs;
#endif
#ifdef CPU2
extern volatile struct EMIF_REGS Emif1Regs;
extern volatile struct EMIF_REGS Emif2Regs;
#endif
#ifdef __cplusplus
}
#endif /* extern "C" */
#endif
//===========================================================================
// End of file.
//===========================================================================
|
