1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
|
//###########################################################################
//
// FILE: F2837xD_i2c.h
//
// TITLE: I2C Register Definitions.
//
//###########################################################################
// $TI Release: F2837xD Support Library v3.05.00.00 $
// $Release Date: Tue Jun 26 03:15:23 CDT 2018 $
// $Copyright:
// Copyright (C) 2013-2018 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//
// Redistributions of source code must retain the above copyright
// notice, this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in the
// documentation and/or other materials provided with the
// distribution.
//
// Neither the name of Texas Instruments Incorporated nor the names of
// its contributors may be used to endorse or promote products derived
// from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################
#ifndef __F2837xD_I2C_H__
#define __F2837xD_I2C_H__
#ifdef __cplusplus
extern "C" {
#endif
//---------------------------------------------------------------------------
// I2C Individual Register Bit Definitions:
struct I2COAR_BITS { // bits description
Uint16 OAR:10; // 9:0 I2C Own address
Uint16 rsvd1:6; // 15:10 Reserved
};
union I2COAR_REG {
Uint16 all;
struct I2COAR_BITS bit;
};
struct I2CIER_BITS { // bits description
Uint16 ARBL:1; // 0 Arbitration-lost interrupt enable
Uint16 NACK:1; // 1 No-acknowledgment interrupt enable
Uint16 ARDY:1; // 2 Register-access-ready interrupt enable
Uint16 RRDY:1; // 3 Receive-data-ready interrupt enable
Uint16 XRDY:1; // 4 Transmit-data-ready interrupt enable
Uint16 SCD:1; // 5 Stop condition detected interrupt enable
Uint16 AAS:1; // 6 Addressed as slave interrupt enable
Uint16 rsvd1:9; // 15:7 Reserved
};
union I2CIER_REG {
Uint16 all;
struct I2CIER_BITS bit;
};
struct I2CSTR_BITS { // bits description
Uint16 ARBL:1; // 0 Arbitration-lost interrupt flag bit
Uint16 NACK:1; // 1 No-acknowledgment interrupt flag bit.
Uint16 ARDY:1; // 2 Register-access-ready interrupt flag bit
Uint16 RRDY:1; // 3 Receive-data-ready interrupt flag bit.
Uint16 XRDY:1; // 4 Transmit-data-ready interrupt flag bit.
Uint16 SCD:1; // 5 Stop condition detected bit.
Uint16 rsvd1:2; // 7:6 Reserved
Uint16 AD0:1; // 8 Address 0 bits
Uint16 AAS:1; // 9 Addressed-as-slave bit
Uint16 XSMT:1; // 10 Transmit shift register empty bit.
Uint16 RSFULL:1; // 11 Receive shift register full bit.
Uint16 BB:1; // 12 Bus busy bit.
Uint16 NACKSNT:1; // 13 NACK sent bit.
Uint16 SDIR:1; // 14 Slave direction bit
Uint16 rsvd2:1; // 15 Reserved
};
union I2CSTR_REG {
Uint16 all;
struct I2CSTR_BITS bit;
};
struct I2CDRR_BITS { // bits description
Uint16 DATA:8; // 7:0 Receive data
Uint16 rsvd1:8; // 15:8 Reserved
};
union I2CDRR_REG {
Uint16 all;
struct I2CDRR_BITS bit;
};
struct I2CSAR_BITS { // bits description
Uint16 SAR:10; // 9:0 Slave Address
Uint16 rsvd1:6; // 15:10 Reserved
};
union I2CSAR_REG {
Uint16 all;
struct I2CSAR_BITS bit;
};
struct I2CDXR_BITS { // bits description
Uint16 DATA:8; // 7:0 Transmit data
Uint16 rsvd1:8; // 15:8 Reserved
};
union I2CDXR_REG {
Uint16 all;
struct I2CDXR_BITS bit;
};
struct I2CMDR_BITS { // bits description
Uint16 BC:3; // 2:0 Bit count bits.
Uint16 FDF:1; // 3 Free Data Format
Uint16 STB:1; // 4 START Byte Mode
Uint16 IRS:1; // 5 I2C Module Reset
Uint16 DLB:1; // 6 Digital Loopback Mode
Uint16 RM:1; // 7 Repeat Mode
Uint16 XA:1; // 8 Expanded Address Mode
Uint16 TRX:1; // 9 Transmitter Mode
Uint16 MST:1; // 10 Master Mode
Uint16 STP:1; // 11 STOP Condition
Uint16 rsvd1:1; // 12 Reserved
Uint16 STT:1; // 13 START condition bit
Uint16 FREE:1; // 14 Debug Action
Uint16 NACKMOD:1; // 15 NACK mode bit
};
union I2CMDR_REG {
Uint16 all;
struct I2CMDR_BITS bit;
};
struct I2CISRC_BITS { // bits description
Uint16 INTCODE:3; // 2:0 Interrupt code bits.
Uint16 rsvd1:5; // 7:3 Reserved
Uint16 WRITE_ZEROS:4; // 11:8 Reserved
Uint16 rsvd2:4; // 15:12 Reserved
};
union I2CISRC_REG {
Uint16 all;
struct I2CISRC_BITS bit;
};
struct I2CEMDR_BITS { // bits description
Uint16 BC:1; // 0 Backwards compatibility mode
Uint16 rsvd1:15; // 15:1 Reserved
};
union I2CEMDR_REG {
Uint16 all;
struct I2CEMDR_BITS bit;
};
struct I2CPSC_BITS { // bits description
Uint16 IPSC:8; // 7:0 I2C Prescaler Divide Down
Uint16 rsvd1:8; // 15:8 Reserved
};
union I2CPSC_REG {
Uint16 all;
struct I2CPSC_BITS bit;
};
struct I2CFFTX_BITS { // bits description
Uint16 TXFFIL:5; // 4:0 Transmit FIFO Interrupt Level
Uint16 TXFFIENA:1; // 5 Transmit FIFO Interrupt Enable
Uint16 TXFFINTCLR:1; // 6 Transmit FIFO Interrupt Flag Clear
Uint16 TXFFINT:1; // 7 Transmit FIFO Interrupt Flag
Uint16 TXFFST:5; // 12:8 Transmit FIFO Status
Uint16 TXFFRST:1; // 13 Transmit FIFO Reset
Uint16 I2CFFEN:1; // 14 Transmit FIFO Enable
Uint16 rsvd1:1; // 15 Reserved
};
union I2CFFTX_REG {
Uint16 all;
struct I2CFFTX_BITS bit;
};
struct I2CFFRX_BITS { // bits description
Uint16 RXFFIL:5; // 4:0 Receive FIFO Interrupt Level
Uint16 RXFFIENA:1; // 5 Receive FIFO Interrupt Enable
Uint16 RXFFINTCLR:1; // 6 Receive FIFO Interrupt Flag Clear
Uint16 RXFFINT:1; // 7 Receive FIFO Interrupt Flag
Uint16 RXFFST:5; // 12:8 Receive FIFO Status
Uint16 RXFFRST:1; // 13 Receive FIFO Reset
Uint16 rsvd1:2; // 15:14 Reserved
};
union I2CFFRX_REG {
Uint16 all;
struct I2CFFRX_BITS bit;
};
struct I2C_REGS {
union I2COAR_REG I2COAR; // I2C Own address
union I2CIER_REG I2CIER; // I2C Interrupt Enable
union I2CSTR_REG I2CSTR; // I2C Status
Uint16 I2CCLKL; // I2C Clock low-time divider
Uint16 I2CCLKH; // I2C Clock high-time divider
Uint16 I2CCNT; // I2C Data count
union I2CDRR_REG I2CDRR; // I2C Data receive
union I2CSAR_REG I2CSAR; // I2C Slave address
union I2CDXR_REG I2CDXR; // I2C Data Transmit
union I2CMDR_REG I2CMDR; // I2C Mode
union I2CISRC_REG I2CISRC; // I2C Interrupt Source
union I2CEMDR_REG I2CEMDR; // I2C Extended Mode
union I2CPSC_REG I2CPSC; // I2C Prescaler
Uint16 rsvd1[19]; // Reserved
union I2CFFTX_REG I2CFFTX; // I2C FIFO Transmit
union I2CFFRX_REG I2CFFRX; // I2C FIFO Receive
};
//---------------------------------------------------------------------------
// I2C External References & Function Declarations:
//
#ifdef CPU1
extern volatile struct I2C_REGS I2caRegs;
extern volatile struct I2C_REGS I2cbRegs;
#endif
#ifdef CPU2
extern volatile struct I2C_REGS I2caRegs;
extern volatile struct I2C_REGS I2cbRegs;
#endif
#ifdef __cplusplus
}
#endif /* extern "C" */
#endif
//===========================================================================
// End of file.
//===========================================================================
|
