1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
|
//###########################################################################
//
// FILE: F2837xD_piectrl.h
//
// TITLE: PIECTRL Register Definitions.
//
//###########################################################################
// $TI Release: F2837xD Support Library v3.05.00.00 $
// $Release Date: Tue Jun 26 03:15:23 CDT 2018 $
// $Copyright:
// Copyright (C) 2013-2018 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//
// Redistributions of source code must retain the above copyright
// notice, this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in the
// documentation and/or other materials provided with the
// distribution.
//
// Neither the name of Texas Instruments Incorporated nor the names of
// its contributors may be used to endorse or promote products derived
// from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################
#ifndef __F2837xD_PIECTRL_H__
#define __F2837xD_PIECTRL_H__
#ifdef __cplusplus
extern "C" {
#endif
//---------------------------------------------------------------------------
// PIECTRL Individual Register Bit Definitions:
struct PIECTRL_BITS { // bits description
Uint16 ENPIE:1; // 0 PIE Enable
Uint16 PIEVECT:15; // 15:1 PIE Vector Address
};
union PIECTRL_REG {
Uint16 all;
struct PIECTRL_BITS bit;
};
struct PIEACK_BITS { // bits description
Uint16 ACK1:1; // 0 Acknowledge PIE Interrupt Group 1
Uint16 ACK2:1; // 1 Acknowledge PIE Interrupt Group 2
Uint16 ACK3:1; // 2 Acknowledge PIE Interrupt Group 3
Uint16 ACK4:1; // 3 Acknowledge PIE Interrupt Group 4
Uint16 ACK5:1; // 4 Acknowledge PIE Interrupt Group 5
Uint16 ACK6:1; // 5 Acknowledge PIE Interrupt Group 6
Uint16 ACK7:1; // 6 Acknowledge PIE Interrupt Group 7
Uint16 ACK8:1; // 7 Acknowledge PIE Interrupt Group 8
Uint16 ACK9:1; // 8 Acknowledge PIE Interrupt Group 9
Uint16 ACK10:1; // 9 Acknowledge PIE Interrupt Group 10
Uint16 ACK11:1; // 10 Acknowledge PIE Interrupt Group 11
Uint16 ACK12:1; // 11 Acknowledge PIE Interrupt Group 12
Uint16 rsvd1:4; // 15:12 Reserved
};
union PIEACK_REG {
Uint16 all;
struct PIEACK_BITS bit;
};
struct PIEIER1_BITS { // bits description
Uint16 INTx1:1; // 0 Enable for Interrupt 1.1
Uint16 INTx2:1; // 1 Enable for Interrupt 1.2
Uint16 INTx3:1; // 2 Enable for Interrupt 1.3
Uint16 INTx4:1; // 3 Enable for Interrupt 1.4
Uint16 INTx5:1; // 4 Enable for Interrupt 1.5
Uint16 INTx6:1; // 5 Enable for Interrupt 1.6
Uint16 INTx7:1; // 6 Enable for Interrupt 1.7
Uint16 INTx8:1; // 7 Enable for Interrupt 1.8
Uint16 INTx9:1; // 8 Enable for Interrupt 1.9
Uint16 INTx10:1; // 9 Enable for Interrupt 1.10
Uint16 INTx11:1; // 10 Enable for Interrupt 1.11
Uint16 INTx12:1; // 11 Enable for Interrupt 1.12
Uint16 INTx13:1; // 12 Enable for Interrupt 1.13
Uint16 INTx14:1; // 13 Enable for Interrupt 1.14
Uint16 INTx15:1; // 14 Enable for Interrupt 1.15
Uint16 INTx16:1; // 15 Enable for Interrupt 1.16
};
union PIEIER1_REG {
Uint16 all;
struct PIEIER1_BITS bit;
};
struct PIEIFR1_BITS { // bits description
Uint16 INTx1:1; // 0 Flag for Interrupt 1.1
Uint16 INTx2:1; // 1 Flag for Interrupt 1.2
Uint16 INTx3:1; // 2 Flag for Interrupt 1.3
Uint16 INTx4:1; // 3 Flag for Interrupt 1.4
Uint16 INTx5:1; // 4 Flag for Interrupt 1.5
Uint16 INTx6:1; // 5 Flag for Interrupt 1.6
Uint16 INTx7:1; // 6 Flag for Interrupt 1.7
Uint16 INTx8:1; // 7 Flag for Interrupt 1.8
Uint16 INTx9:1; // 8 Flag for Interrupt 1.9
Uint16 INTx10:1; // 9 Flag for Interrupt 1.10
Uint16 INTx11:1; // 10 Flag for Interrupt 1.11
Uint16 INTx12:1; // 11 Flag for Interrupt 1.12
Uint16 INTx13:1; // 12 Flag for Interrupt 1.13
Uint16 INTx14:1; // 13 Flag for Interrupt 1.14
Uint16 INTx15:1; // 14 Flag for Interrupt 1.15
Uint16 INTx16:1; // 15 Flag for Interrupt 1.16
};
union PIEIFR1_REG {
Uint16 all;
struct PIEIFR1_BITS bit;
};
struct PIEIER2_BITS { // bits description
Uint16 INTx1:1; // 0 Enable for Interrupt 2.1
Uint16 INTx2:1; // 1 Enable for Interrupt 2.2
Uint16 INTx3:1; // 2 Enable for Interrupt 2.3
Uint16 INTx4:1; // 3 Enable for Interrupt 2.4
Uint16 INTx5:1; // 4 Enable for Interrupt 2.5
Uint16 INTx6:1; // 5 Enable for Interrupt 2.6
Uint16 INTx7:1; // 6 Enable for Interrupt 2.7
Uint16 INTx8:1; // 7 Enable for Interrupt 2.8
Uint16 INTx9:1; // 8 Enable for Interrupt 2.9
Uint16 INTx10:1; // 9 Enable for Interrupt 2.10
Uint16 INTx11:1; // 10 Enable for Interrupt 2.11
Uint16 INTx12:1; // 11 Enable for Interrupt 2.12
Uint16 INTx13:1; // 12 Enable for Interrupt 2.13
Uint16 INTx14:1; // 13 Enable for Interrupt 2.14
Uint16 INTx15:1; // 14 Enable for Interrupt 2.15
Uint16 INTx16:1; // 15 Enable for Interrupt 2.16
};
union PIEIER2_REG {
Uint16 all;
struct PIEIER2_BITS bit;
};
struct PIEIFR2_BITS { // bits description
Uint16 INTx1:1; // 0 Flag for Interrupt 2.1
Uint16 INTx2:1; // 1 Flag for Interrupt 2.2
Uint16 INTx3:1; // 2 Flag for Interrupt 2.3
Uint16 INTx4:1; // 3 Flag for Interrupt 2.4
Uint16 INTx5:1; // 4 Flag for Interrupt 2.5
Uint16 INTx6:1; // 5 Flag for Interrupt 2.6
Uint16 INTx7:1; // 6 Flag for Interrupt 2.7
Uint16 INTx8:1; // 7 Flag for Interrupt 2.8
Uint16 INTx9:1; // 8 Flag for Interrupt 2.9
Uint16 INTx10:1; // 9 Flag for Interrupt 2.10
Uint16 INTx11:1; // 10 Flag for Interrupt 2.11
Uint16 INTx12:1; // 11 Flag for Interrupt 2.12
Uint16 INTx13:1; // 12 Flag for Interrupt 2.13
Uint16 INTx14:1; // 13 Flag for Interrupt 2.14
Uint16 INTx15:1; // 14 Flag for Interrupt 2.15
Uint16 INTx16:1; // 15 Flag for Interrupt 2.16
};
union PIEIFR2_REG {
Uint16 all;
struct PIEIFR2_BITS bit;
};
struct PIEIER3_BITS { // bits description
Uint16 INTx1:1; // 0 Enable for Interrupt 3.1
Uint16 INTx2:1; // 1 Enable for Interrupt 3.2
Uint16 INTx3:1; // 2 Enable for Interrupt 3.3
Uint16 INTx4:1; // 3 Enable for Interrupt 3.4
Uint16 INTx5:1; // 4 Enable for Interrupt 3.5
Uint16 INTx6:1; // 5 Enable for Interrupt 3.6
Uint16 INTx7:1; // 6 Enable for Interrupt 3.7
Uint16 INTx8:1; // 7 Enable for Interrupt 3.8
Uint16 INTx9:1; // 8 Enable for Interrupt 3.9
Uint16 INTx10:1; // 9 Enable for Interrupt 3.10
Uint16 INTx11:1; // 10 Enable for Interrupt 3.11
Uint16 INTx12:1; // 11 Enable for Interrupt 3.12
Uint16 INTx13:1; // 12 Enable for Interrupt 3.13
Uint16 INTx14:1; // 13 Enable for Interrupt 3.14
Uint16 INTx15:1; // 14 Enable for Interrupt 3.15
Uint16 INTx16:1; // 15 Enable for Interrupt 3.16
};
union PIEIER3_REG {
Uint16 all;
struct PIEIER3_BITS bit;
};
struct PIEIFR3_BITS { // bits description
Uint16 INTx1:1; // 0 Flag for Interrupt 3.1
Uint16 INTx2:1; // 1 Flag for Interrupt 3.2
Uint16 INTx3:1; // 2 Flag for Interrupt 3.3
Uint16 INTx4:1; // 3 Flag for Interrupt 3.4
Uint16 INTx5:1; // 4 Flag for Interrupt 3.5
Uint16 INTx6:1; // 5 Flag for Interrupt 3.6
Uint16 INTx7:1; // 6 Flag for Interrupt 3.7
Uint16 INTx8:1; // 7 Flag for Interrupt 3.8
Uint16 INTx9:1; // 8 Flag for Interrupt 3.9
Uint16 INTx10:1; // 9 Flag for Interrupt 3.10
Uint16 INTx11:1; // 10 Flag for Interrupt 3.11
Uint16 INTx12:1; // 11 Flag for Interrupt 3.12
Uint16 INTx13:1; // 12 Flag for Interrupt 3.13
Uint16 INTx14:1; // 13 Flag for Interrupt 3.14
Uint16 INTx15:1; // 14 Flag for Interrupt 3.15
Uint16 INTx16:1; // 15 Flag for Interrupt 3.16
};
union PIEIFR3_REG {
Uint16 all;
struct PIEIFR3_BITS bit;
};
struct PIEIER4_BITS { // bits description
Uint16 INTx1:1; // 0 Enable for Interrupt 4.1
Uint16 INTx2:1; // 1 Enable for Interrupt 4.2
Uint16 INTx3:1; // 2 Enable for Interrupt 4.3
Uint16 INTx4:1; // 3 Enable for Interrupt 4.4
Uint16 INTx5:1; // 4 Enable for Interrupt 4.5
Uint16 INTx6:1; // 5 Enable for Interrupt 4.6
Uint16 INTx7:1; // 6 Enable for Interrupt 4.7
Uint16 INTx8:1; // 7 Enable for Interrupt 4.8
Uint16 INTx9:1; // 8 Enable for Interrupt 4.9
Uint16 INTx10:1; // 9 Enable for Interrupt 4.10
Uint16 INTx11:1; // 10 Enable for Interrupt 4.11
Uint16 INTx12:1; // 11 Enable for Interrupt 4.12
Uint16 INTx13:1; // 12 Enable for Interrupt 4.13
Uint16 INTx14:1; // 13 Enable for Interrupt 4.14
Uint16 INTx15:1; // 14 Enable for Interrupt 4.15
Uint16 INTx16:1; // 15 Enable for Interrupt 4.16
};
union PIEIER4_REG {
Uint16 all;
struct PIEIER4_BITS bit;
};
struct PIEIFR4_BITS { // bits description
Uint16 INTx1:1; // 0 Flag for Interrupt 4.1
Uint16 INTx2:1; // 1 Flag for Interrupt 4.2
Uint16 INTx3:1; // 2 Flag for Interrupt 4.3
Uint16 INTx4:1; // 3 Flag for Interrupt 4.4
Uint16 INTx5:1; // 4 Flag for Interrupt 4.5
Uint16 INTx6:1; // 5 Flag for Interrupt 4.6
Uint16 INTx7:1; // 6 Flag for Interrupt 4.7
Uint16 INTx8:1; // 7 Flag for Interrupt 4.8
Uint16 INTx9:1; // 8 Flag for Interrupt 4.9
Uint16 INTx10:1; // 9 Flag for Interrupt 4.10
Uint16 INTx11:1; // 10 Flag for Interrupt 4.11
Uint16 INTx12:1; // 11 Flag for Interrupt 4.12
Uint16 INTx13:1; // 12 Flag for Interrupt 4.13
Uint16 INTx14:1; // 13 Flag for Interrupt 4.14
Uint16 INTx15:1; // 14 Flag for Interrupt 4.15
Uint16 INTx16:1; // 15 Flag for Interrupt 4.16
};
union PIEIFR4_REG {
Uint16 all;
struct PIEIFR4_BITS bit;
};
struct PIEIER5_BITS { // bits description
Uint16 INTx1:1; // 0 Enable for Interrupt 5.1
Uint16 INTx2:1; // 1 Enable for Interrupt 5.2
Uint16 INTx3:1; // 2 Enable for Interrupt 5.3
Uint16 INTx4:1; // 3 Enable for Interrupt 5.4
Uint16 INTx5:1; // 4 Enable for Interrupt 5.5
Uint16 INTx6:1; // 5 Enable for Interrupt 5.6
Uint16 INTx7:1; // 6 Enable for Interrupt 5.7
Uint16 INTx8:1; // 7 Enable for Interrupt 5.8
Uint16 INTx9:1; // 8 Enable for Interrupt 5.9
Uint16 INTx10:1; // 9 Enable for Interrupt 5.10
Uint16 INTx11:1; // 10 Enable for Interrupt 5.11
Uint16 INTx12:1; // 11 Enable for Interrupt 5.12
Uint16 INTx13:1; // 12 Enable for Interrupt 5.13
Uint16 INTx14:1; // 13 Enable for Interrupt 5.14
Uint16 INTx15:1; // 14 Enable for Interrupt 5.15
Uint16 INTx16:1; // 15 Enable for Interrupt 5.16
};
union PIEIER5_REG {
Uint16 all;
struct PIEIER5_BITS bit;
};
struct PIEIFR5_BITS { // bits description
Uint16 INTx1:1; // 0 Flag for Interrupt 5.1
Uint16 INTx2:1; // 1 Flag for Interrupt 5.2
Uint16 INTx3:1; // 2 Flag for Interrupt 5.3
Uint16 INTx4:1; // 3 Flag for Interrupt 5.4
Uint16 INTx5:1; // 4 Flag for Interrupt 5.5
Uint16 INTx6:1; // 5 Flag for Interrupt 5.6
Uint16 INTx7:1; // 6 Flag for Interrupt 5.7
Uint16 INTx8:1; // 7 Flag for Interrupt 5.8
Uint16 INTx9:1; // 8 Flag for Interrupt 5.9
Uint16 INTx10:1; // 9 Flag for Interrupt 5.10
Uint16 INTx11:1; // 10 Flag for Interrupt 5.11
Uint16 INTx12:1; // 11 Flag for Interrupt 5.12
Uint16 INTx13:1; // 12 Flag for Interrupt 5.13
Uint16 INTx14:1; // 13 Flag for Interrupt 5.14
Uint16 INTx15:1; // 14 Flag for Interrupt 5.15
Uint16 INTx16:1; // 15 Flag for Interrupt 5.16
};
union PIEIFR5_REG {
Uint16 all;
struct PIEIFR5_BITS bit;
};
struct PIEIER6_BITS { // bits description
Uint16 INTx1:1; // 0 Enable for Interrupt 6.1
Uint16 INTx2:1; // 1 Enable for Interrupt 6.2
Uint16 INTx3:1; // 2 Enable for Interrupt 6.3
Uint16 INTx4:1; // 3 Enable for Interrupt 6.4
Uint16 INTx5:1; // 4 Enable for Interrupt 6.5
Uint16 INTx6:1; // 5 Enable for Interrupt 6.6
Uint16 INTx7:1; // 6 Enable for Interrupt 6.7
Uint16 INTx8:1; // 7 Enable for Interrupt 6.8
Uint16 INTx9:1; // 8 Enable for Interrupt 6.9
Uint16 INTx10:1; // 9 Enable for Interrupt 6.10
Uint16 INTx11:1; // 10 Enable for Interrupt 6.11
Uint16 INTx12:1; // 11 Enable for Interrupt 6.12
Uint16 INTx13:1; // 12 Enable for Interrupt 6.13
Uint16 INTx14:1; // 13 Enable for Interrupt 6.14
Uint16 INTx15:1; // 14 Enable for Interrupt 6.15
Uint16 INTx16:1; // 15 Enable for Interrupt 6.16
};
union PIEIER6_REG {
Uint16 all;
struct PIEIER6_BITS bit;
};
struct PIEIFR6_BITS { // bits description
Uint16 INTx1:1; // 0 Flag for Interrupt 6.1
Uint16 INTx2:1; // 1 Flag for Interrupt 6.2
Uint16 INTx3:1; // 2 Flag for Interrupt 6.3
Uint16 INTx4:1; // 3 Flag for Interrupt 6.4
Uint16 INTx5:1; // 4 Flag for Interrupt 6.5
Uint16 INTx6:1; // 5 Flag for Interrupt 6.6
Uint16 INTx7:1; // 6 Flag for Interrupt 6.7
Uint16 INTx8:1; // 7 Flag for Interrupt 6.8
Uint16 INTx9:1; // 8 Flag for Interrupt 6.9
Uint16 INTx10:1; // 9 Flag for Interrupt 6.10
Uint16 INTx11:1; // 10 Flag for Interrupt 6.11
Uint16 INTx12:1; // 11 Flag for Interrupt 6.12
Uint16 INTx13:1; // 12 Flag for Interrupt 6.13
Uint16 INTx14:1; // 13 Flag for Interrupt 6.14
Uint16 INTx15:1; // 14 Flag for Interrupt 6.15
Uint16 INTx16:1; // 15 Flag for Interrupt 6.16
};
union PIEIFR6_REG {
Uint16 all;
struct PIEIFR6_BITS bit;
};
struct PIEIER7_BITS { // bits description
Uint16 INTx1:1; // 0 Enable for Interrupt 7.1
Uint16 INTx2:1; // 1 Enable for Interrupt 7.2
Uint16 INTx3:1; // 2 Enable for Interrupt 7.3
Uint16 INTx4:1; // 3 Enable for Interrupt 7.4
Uint16 INTx5:1; // 4 Enable for Interrupt 7.5
Uint16 INTx6:1; // 5 Enable for Interrupt 7.6
Uint16 INTx7:1; // 6 Enable for Interrupt 7.7
Uint16 INTx8:1; // 7 Enable for Interrupt 7.8
Uint16 INTx9:1; // 8 Enable for Interrupt 7.9
Uint16 INTx10:1; // 9 Enable for Interrupt 7.10
Uint16 INTx11:1; // 10 Enable for Interrupt 7.11
Uint16 INTx12:1; // 11 Enable for Interrupt 7.12
Uint16 INTx13:1; // 12 Enable for Interrupt 7.13
Uint16 INTx14:1; // 13 Enable for Interrupt 7.14
Uint16 INTx15:1; // 14 Enable for Interrupt 7.15
Uint16 INTx16:1; // 15 Enable for Interrupt 7.16
};
union PIEIER7_REG {
Uint16 all;
struct PIEIER7_BITS bit;
};
struct PIEIFR7_BITS { // bits description
Uint16 INTx1:1; // 0 Flag for Interrupt 7.1
Uint16 INTx2:1; // 1 Flag for Interrupt 7.2
Uint16 INTx3:1; // 2 Flag for Interrupt 7.3
Uint16 INTx4:1; // 3 Flag for Interrupt 7.4
Uint16 INTx5:1; // 4 Flag for Interrupt 7.5
Uint16 INTx6:1; // 5 Flag for Interrupt 7.6
Uint16 INTx7:1; // 6 Flag for Interrupt 7.7
Uint16 INTx8:1; // 7 Flag for Interrupt 7.8
Uint16 INTx9:1; // 8 Flag for Interrupt 7.9
Uint16 INTx10:1; // 9 Flag for Interrupt 7.10
Uint16 INTx11:1; // 10 Flag for Interrupt 7.11
Uint16 INTx12:1; // 11 Flag for Interrupt 7.12
Uint16 INTx13:1; // 12 Flag for Interrupt 7.13
Uint16 INTx14:1; // 13 Flag for Interrupt 7.14
Uint16 INTx15:1; // 14 Flag for Interrupt 7.15
Uint16 INTx16:1; // 15 Flag for Interrupt 7.16
};
union PIEIFR7_REG {
Uint16 all;
struct PIEIFR7_BITS bit;
};
struct PIEIER8_BITS { // bits description
Uint16 INTx1:1; // 0 Enable for Interrupt 8.1
Uint16 INTx2:1; // 1 Enable for Interrupt 8.2
Uint16 INTx3:1; // 2 Enable for Interrupt 8.3
Uint16 INTx4:1; // 3 Enable for Interrupt 8.4
Uint16 INTx5:1; // 4 Enable for Interrupt 8.5
Uint16 INTx6:1; // 5 Enable for Interrupt 8.6
Uint16 INTx7:1; // 6 Enable for Interrupt 8.7
Uint16 INTx8:1; // 7 Enable for Interrupt 8.8
Uint16 INTx9:1; // 8 Enable for Interrupt 8.9
Uint16 INTx10:1; // 9 Enable for Interrupt 8.10
Uint16 INTx11:1; // 10 Enable for Interrupt 8.11
Uint16 INTx12:1; // 11 Enable for Interrupt 8.12
Uint16 INTx13:1; // 12 Enable for Interrupt 8.13
Uint16 INTx14:1; // 13 Enable for Interrupt 8.14
Uint16 INTx15:1; // 14 Enable for Interrupt 8.15
Uint16 INTx16:1; // 15 Enable for Interrupt 8.16
};
union PIEIER8_REG {
Uint16 all;
struct PIEIER8_BITS bit;
};
struct PIEIFR8_BITS { // bits description
Uint16 INTx1:1; // 0 Flag for Interrupt 8.1
Uint16 INTx2:1; // 1 Flag for Interrupt 8.2
Uint16 INTx3:1; // 2 Flag for Interrupt 8.3
Uint16 INTx4:1; // 3 Flag for Interrupt 8.4
Uint16 INTx5:1; // 4 Flag for Interrupt 8.5
Uint16 INTx6:1; // 5 Flag for Interrupt 8.6
Uint16 INTx7:1; // 6 Flag for Interrupt 8.7
Uint16 INTx8:1; // 7 Flag for Interrupt 8.8
Uint16 INTx9:1; // 8 Flag for Interrupt 8.9
Uint16 INTx10:1; // 9 Flag for Interrupt 8.10
Uint16 INTx11:1; // 10 Flag for Interrupt 8.11
Uint16 INTx12:1; // 11 Flag for Interrupt 8.12
Uint16 INTx13:1; // 12 Flag for Interrupt 8.13
Uint16 INTx14:1; // 13 Flag for Interrupt 8.14
Uint16 INTx15:1; // 14 Flag for Interrupt 8.15
Uint16 INTx16:1; // 15 Flag for Interrupt 8.16
};
union PIEIFR8_REG {
Uint16 all;
struct PIEIFR8_BITS bit;
};
struct PIEIER9_BITS { // bits description
Uint16 INTx1:1; // 0 Enable for Interrupt 9.1
Uint16 INTx2:1; // 1 Enable for Interrupt 9.2
Uint16 INTx3:1; // 2 Enable for Interrupt 9.3
Uint16 INTx4:1; // 3 Enable for Interrupt 9.4
Uint16 INTx5:1; // 4 Enable for Interrupt 9.5
Uint16 INTx6:1; // 5 Enable for Interrupt 9.6
Uint16 INTx7:1; // 6 Enable for Interrupt 9.7
Uint16 INTx8:1; // 7 Enable for Interrupt 9.8
Uint16 INTx9:1; // 8 Enable for Interrupt 9.9
Uint16 INTx10:1; // 9 Enable for Interrupt 9.10
Uint16 INTx11:1; // 10 Enable for Interrupt 9.11
Uint16 INTx12:1; // 11 Enable for Interrupt 9.12
Uint16 INTx13:1; // 12 Enable for Interrupt 9.13
Uint16 INTx14:1; // 13 Enable for Interrupt 9.14
Uint16 INTx15:1; // 14 Enable for Interrupt 9.15
Uint16 INTx16:1; // 15 Enable for Interrupt 9.16
};
union PIEIER9_REG {
Uint16 all;
struct PIEIER9_BITS bit;
};
struct PIEIFR9_BITS { // bits description
Uint16 INTx1:1; // 0 Flag for Interrupt 9.1
Uint16 INTx2:1; // 1 Flag for Interrupt 9.2
Uint16 INTx3:1; // 2 Flag for Interrupt 9.3
Uint16 INTx4:1; // 3 Flag for Interrupt 9.4
Uint16 INTx5:1; // 4 Flag for Interrupt 9.5
Uint16 INTx6:1; // 5 Flag for Interrupt 9.6
Uint16 INTx7:1; // 6 Flag for Interrupt 9.7
Uint16 INTx8:1; // 7 Flag for Interrupt 9.8
Uint16 INTx9:1; // 8 Flag for Interrupt 9.9
Uint16 INTx10:1; // 9 Flag for Interrupt 9.10
Uint16 INTx11:1; // 10 Flag for Interrupt 9.11
Uint16 INTx12:1; // 11 Flag for Interrupt 9.12
Uint16 INTx13:1; // 12 Flag for Interrupt 9.13
Uint16 INTx14:1; // 13 Flag for Interrupt 9.14
Uint16 INTx15:1; // 14 Flag for Interrupt 9.15
Uint16 INTx16:1; // 15 Flag for Interrupt 9.16
};
union PIEIFR9_REG {
Uint16 all;
struct PIEIFR9_BITS bit;
};
struct PIEIER10_BITS { // bits description
Uint16 INTx1:1; // 0 Enable for Interrupt 10.1
Uint16 INTx2:1; // 1 Enable for Interrupt 10.2
Uint16 INTx3:1; // 2 Enable for Interrupt 10.3
Uint16 INTx4:1; // 3 Enable for Interrupt 10.4
Uint16 INTx5:1; // 4 Enable for Interrupt 10.5
Uint16 INTx6:1; // 5 Enable for Interrupt 10.6
Uint16 INTx7:1; // 6 Enable for Interrupt 10.7
Uint16 INTx8:1; // 7 Enable for Interrupt 10.8
Uint16 INTx9:1; // 8 Enable for Interrupt 10.9
Uint16 INTx10:1; // 9 Enable for Interrupt 10.10
Uint16 INTx11:1; // 10 Enable for Interrupt 10.11
Uint16 INTx12:1; // 11 Enable for Interrupt 10.12
Uint16 INTx13:1; // 12 Enable for Interrupt 10.13
Uint16 INTx14:1; // 13 Enable for Interrupt 10.14
Uint16 INTx15:1; // 14 Enable for Interrupt 10.15
Uint16 INTx16:1; // 15 Enable for Interrupt 10.16
};
union PIEIER10_REG {
Uint16 all;
struct PIEIER10_BITS bit;
};
struct PIEIFR10_BITS { // bits description
Uint16 INTx1:1; // 0 Flag for Interrupt 10.1
Uint16 INTx2:1; // 1 Flag for Interrupt 10.2
Uint16 INTx3:1; // 2 Flag for Interrupt 10.3
Uint16 INTx4:1; // 3 Flag for Interrupt 10.4
Uint16 INTx5:1; // 4 Flag for Interrupt 10.5
Uint16 INTx6:1; // 5 Flag for Interrupt 10.6
Uint16 INTx7:1; // 6 Flag for Interrupt 10.7
Uint16 INTx8:1; // 7 Flag for Interrupt 10.8
Uint16 INTx9:1; // 8 Flag for Interrupt 10.9
Uint16 INTx10:1; // 9 Flag for Interrupt 10.10
Uint16 INTx11:1; // 10 Flag for Interrupt 10.11
Uint16 INTx12:1; // 11 Flag for Interrupt 10.12
Uint16 INTx13:1; // 12 Flag for Interrupt 10.13
Uint16 INTx14:1; // 13 Flag for Interrupt 10.14
Uint16 INTx15:1; // 14 Flag for Interrupt 10.15
Uint16 INTx16:1; // 15 Flag for Interrupt 10.16
};
union PIEIFR10_REG {
Uint16 all;
struct PIEIFR10_BITS bit;
};
struct PIEIER11_BITS { // bits description
Uint16 INTx1:1; // 0 Enable for Interrupt 11.1
Uint16 INTx2:1; // 1 Enable for Interrupt 11.2
Uint16 INTx3:1; // 2 Enable for Interrupt 11.3
Uint16 INTx4:1; // 3 Enable for Interrupt 11.4
Uint16 INTx5:1; // 4 Enable for Interrupt 11.5
Uint16 INTx6:1; // 5 Enable for Interrupt 11.6
Uint16 INTx7:1; // 6 Enable for Interrupt 11.7
Uint16 INTx8:1; // 7 Enable for Interrupt 11.8
Uint16 INTx9:1; // 8 Enable for Interrupt 11.9
Uint16 INTx10:1; // 9 Enable for Interrupt 11.10
Uint16 INTx11:1; // 10 Enable for Interrupt 11.11
Uint16 INTx12:1; // 11 Enable for Interrupt 11.12
Uint16 INTx13:1; // 12 Enable for Interrupt 11.13
Uint16 INTx14:1; // 13 Enable for Interrupt 11.14
Uint16 INTx15:1; // 14 Enable for Interrupt 11.15
Uint16 INTx16:1; // 15 Enable for Interrupt 11.16
};
union PIEIER11_REG {
Uint16 all;
struct PIEIER11_BITS bit;
};
struct PIEIFR11_BITS { // bits description
Uint16 INTx1:1; // 0 Flag for Interrupt 11.1
Uint16 INTx2:1; // 1 Flag for Interrupt 11.2
Uint16 INTx3:1; // 2 Flag for Interrupt 11.3
Uint16 INTx4:1; // 3 Flag for Interrupt 11.4
Uint16 INTx5:1; // 4 Flag for Interrupt 11.5
Uint16 INTx6:1; // 5 Flag for Interrupt 11.6
Uint16 INTx7:1; // 6 Flag for Interrupt 11.7
Uint16 INTx8:1; // 7 Flag for Interrupt 11.8
Uint16 INTx9:1; // 8 Flag for Interrupt 11.9
Uint16 INTx10:1; // 9 Flag for Interrupt 11.10
Uint16 INTx11:1; // 10 Flag for Interrupt 11.11
Uint16 INTx12:1; // 11 Flag for Interrupt 11.12
Uint16 INTx13:1; // 12 Flag for Interrupt 11.13
Uint16 INTx14:1; // 13 Flag for Interrupt 11.14
Uint16 INTx15:1; // 14 Flag for Interrupt 11.15
Uint16 INTx16:1; // 15 Flag for Interrupt 11.16
};
union PIEIFR11_REG {
Uint16 all;
struct PIEIFR11_BITS bit;
};
struct PIEIER12_BITS { // bits description
Uint16 INTx1:1; // 0 Enable for Interrupt 12.1
Uint16 INTx2:1; // 1 Enable for Interrupt 12.2
Uint16 INTx3:1; // 2 Enable for Interrupt 12.3
Uint16 INTx4:1; // 3 Enable for Interrupt 12.4
Uint16 INTx5:1; // 4 Enable for Interrupt 12.5
Uint16 INTx6:1; // 5 Enable for Interrupt 12.6
Uint16 INTx7:1; // 6 Enable for Interrupt 12.7
Uint16 INTx8:1; // 7 Enable for Interrupt 12.8
Uint16 INTx9:1; // 8 Enable for Interrupt 12.9
Uint16 INTx10:1; // 9 Enable for Interrupt 12.10
Uint16 INTx11:1; // 10 Enable for Interrupt 12.11
Uint16 INTx12:1; // 11 Enable for Interrupt 12.12
Uint16 INTx13:1; // 12 Enable for Interrupt 12.13
Uint16 INTx14:1; // 13 Enable for Interrupt 12.14
Uint16 INTx15:1; // 14 Enable for Interrupt 12.15
Uint16 INTx16:1; // 15 Enable for Interrupt 12.16
};
union PIEIER12_REG {
Uint16 all;
struct PIEIER12_BITS bit;
};
struct PIEIFR12_BITS { // bits description
Uint16 INTx1:1; // 0 Flag for Interrupt 12.1
Uint16 INTx2:1; // 1 Flag for Interrupt 12.2
Uint16 INTx3:1; // 2 Flag for Interrupt 12.3
Uint16 INTx4:1; // 3 Flag for Interrupt 12.4
Uint16 INTx5:1; // 4 Flag for Interrupt 12.5
Uint16 INTx6:1; // 5 Flag for Interrupt 12.6
Uint16 INTx7:1; // 6 Flag for Interrupt 12.7
Uint16 INTx8:1; // 7 Flag for Interrupt 12.8
Uint16 INTx9:1; // 8 Flag for Interrupt 12.9
Uint16 INTx10:1; // 9 Flag for Interrupt 12.10
Uint16 INTx11:1; // 10 Flag for Interrupt 12.11
Uint16 INTx12:1; // 11 Flag for Interrupt 12.12
Uint16 INTx13:1; // 12 Flag for Interrupt 12.13
Uint16 INTx14:1; // 13 Flag for Interrupt 12.14
Uint16 INTx15:1; // 14 Flag for Interrupt 12.15
Uint16 INTx16:1; // 15 Flag for Interrupt 12.16
};
union PIEIFR12_REG {
Uint16 all;
struct PIEIFR12_BITS bit;
};
struct PIE_CTRL_REGS {
union PIECTRL_REG PIECTRL; // ePIE Control Register
union PIEACK_REG PIEACK; // Interrupt Acknowledge Register
union PIEIER1_REG PIEIER1; // Interrupt Group 1 Enable Register
union PIEIFR1_REG PIEIFR1; // Interrupt Group 1 Flag Register
union PIEIER2_REG PIEIER2; // Interrupt Group 2 Enable Register
union PIEIFR2_REG PIEIFR2; // Interrupt Group 2 Flag Register
union PIEIER3_REG PIEIER3; // Interrupt Group 3 Enable Register
union PIEIFR3_REG PIEIFR3; // Interrupt Group 3 Flag Register
union PIEIER4_REG PIEIER4; // Interrupt Group 4 Enable Register
union PIEIFR4_REG PIEIFR4; // Interrupt Group 4 Flag Register
union PIEIER5_REG PIEIER5; // Interrupt Group 5 Enable Register
union PIEIFR5_REG PIEIFR5; // Interrupt Group 5 Flag Register
union PIEIER6_REG PIEIER6; // Interrupt Group 6 Enable Register
union PIEIFR6_REG PIEIFR6; // Interrupt Group 6 Flag Register
union PIEIER7_REG PIEIER7; // Interrupt Group 7 Enable Register
union PIEIFR7_REG PIEIFR7; // Interrupt Group 7 Flag Register
union PIEIER8_REG PIEIER8; // Interrupt Group 8 Enable Register
union PIEIFR8_REG PIEIFR8; // Interrupt Group 8 Flag Register
union PIEIER9_REG PIEIER9; // Interrupt Group 9 Enable Register
union PIEIFR9_REG PIEIFR9; // Interrupt Group 9 Flag Register
union PIEIER10_REG PIEIER10; // Interrupt Group 10 Enable Register
union PIEIFR10_REG PIEIFR10; // Interrupt Group 10 Flag Register
union PIEIER11_REG PIEIER11; // Interrupt Group 11 Enable Register
union PIEIFR11_REG PIEIFR11; // Interrupt Group 11 Flag Register
union PIEIER12_REG PIEIER12; // Interrupt Group 12 Enable Register
union PIEIFR12_REG PIEIFR12; // Interrupt Group 12 Flag Register
};
//---------------------------------------------------------------------------
// PIECTRL External References & Function Declarations:
//
#ifdef CPU1
extern volatile struct PIE_CTRL_REGS PieCtrlRegs;
#endif
#ifdef CPU2
extern volatile struct PIE_CTRL_REGS PieCtrlRegs;
#endif
#ifdef __cplusplus
}
#endif /* extern "C" */
#endif
//===========================================================================
// End of file.
//===========================================================================
|
