1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
|
//###########################################################################
//
// FILE: F2837xD_xbar.h
//
// TITLE: XBAR Register Definitions.
//
//###########################################################################
// $TI Release: F2837xD Support Library v3.05.00.00 $
// $Release Date: Tue Jun 26 03:15:23 CDT 2018 $
// $Copyright:
// Copyright (C) 2013-2018 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//
// Redistributions of source code must retain the above copyright
// notice, this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in the
// documentation and/or other materials provided with the
// distribution.
//
// Neither the name of Texas Instruments Incorporated nor the names of
// its contributors may be used to endorse or promote products derived
// from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################
#ifndef __F2837xD_XBAR_H__
#define __F2837xD_XBAR_H__
#ifdef __cplusplus
extern "C" {
#endif
//---------------------------------------------------------------------------
// XBAR Individual Register Bit Definitions:
struct XBARFLG1_BITS { // bits description
Uint16 CMPSS1_CTRIPL:1; // 0 Input Flag for CMPSS1.CTRIPL Signal
Uint16 CMPSS1_CTRIPH:1; // 1 Input Flag for CMPSS1.CTRIPH Signal
Uint16 CMPSS2_CTRIPL:1; // 2 Input Flag for CMPSS2.CTRIPL Signal
Uint16 CMPSS2_CTRIPH:1; // 3 Input Flag for CMPSS2.CTRIPH Signal
Uint16 CMPSS3_CTRIPL:1; // 4 Input Flag for CMPSS3.CTRIPL Signal
Uint16 CMPSS3_CTRIPH:1; // 5 Input Flag for CMPSS3.CTRIPH Signal
Uint16 CMPSS4_CTRIPL:1; // 6 Input Flag for CMPSS4.CTRIPL Signal
Uint16 CMPSS4_CTRIPH:1; // 7 Input Flag for CMPSS4.CTRIPH Signal
Uint16 CMPSS5_CTRIPL:1; // 8 Input Flag for CMPSS5.CTRIPL Signal
Uint16 CMPSS5_CTRIPH:1; // 9 Input Flag for CMPSS5.CTRIPH Signal
Uint16 CMPSS6_CTRIPL:1; // 10 Input Flag for CMPSS6.CTRIPL Signal
Uint16 CMPSS6_CTRIPH:1; // 11 Input Flag for CMPSS6.CTRIPH Signal
Uint16 CMPSS7_CTRIPL:1; // 12 Input Flag for CMPSS7.CTRIPL Signal
Uint16 CMPSS7_CTRIPH:1; // 13 Input Flag for CMPSS7.CTRIPH Signal
Uint16 CMPSS8_CTRIPL:1; // 14 Input Flag for CMPSS8.CTRIPL Signal
Uint16 CMPSS8_CTRIPH:1; // 15 Input Flag for CMPSS8.CTRIPH Signal
Uint16 CMPSS1_CTRIPOUTL:1; // 16 Input Flag for CMPSS1.CTRIPOUTL Signal
Uint16 CMPSS1_CTRIPOUTH:1; // 17 Input Flag for CMPSS1.CTRIPOUTH Signal
Uint16 CMPSS2_CTRIPOUTL:1; // 18 Input Flag for CMPSS2.CTRIPOUTL Signal
Uint16 CMPSS2_CTRIPOUTH:1; // 19 Input Flag for CMPSS2.CTRIPOUTH Signal
Uint16 CMPSS3_CTRIPOUTL:1; // 20 Input Flag for CMPSS3.CTRIPOUTL Signal
Uint16 CMPSS3_CTRIPOUTH:1; // 21 Input Flag for CMPSS3.CTRIPOUTH Signal
Uint16 CMPSS4_CTRIPOUTL:1; // 22 Input Flag for CMPSS4.CTRIPOUTL Signal
Uint16 CMPSS4_CTRIPOUTH:1; // 23 Input Flag for CMPSS4.CTRIPOUTH Signal
Uint16 CMPSS5_CTRIPOUTL:1; // 24 Input Flag for CMPSS5.CTRIPOUTL Signal
Uint16 CMPSS5_CTRIPOUTH:1; // 25 Input Flag for CMPSS5.CTRIPOUTH Signal
Uint16 CMPSS6_CTRIPOUTL:1; // 26 Input Flag for CMPSS6.CTRIPOUTL Signal
Uint16 CMPSS6_CTRIPOUTH:1; // 27 Input Flag for CMPSS6.CTRIPOUTH Signal
Uint16 CMPSS7_CTRIPOUTL:1; // 28 Input Flag for CMPSS7.CTRIPOUTL Signal
Uint16 CMPSS7_CTRIPOUTH:1; // 29 Input Flag for CMPSS7.CTRIPOUTH Signal
Uint16 CMPSS8_CTRIPOUTL:1; // 30 Input Flag for CMPSS8.CTRIPOUTL Signal
Uint16 CMPSS8_CTRIPOUTH:1; // 31 Input Flag for CMPSS8.CTRIPOUTH Signal
};
union XBARFLG1_REG {
Uint32 all;
struct XBARFLG1_BITS bit;
};
struct XBARFLG2_BITS { // bits description
Uint16 INPUT1:1; // 0 Input Flag for INPUT1 Signal
Uint16 INPUT2:1; // 1 Input Flag for INPUT2 Signal
Uint16 INPUT3:1; // 2 Input Flag for INPUT3 Signal
Uint16 INPUT4:1; // 3 Input Flag for INPUT4 Signal
Uint16 INPUT5:1; // 4 Input Flag for INPUT5 Signal
Uint16 INPUT6:1; // 5 Input Flag for INPUT6 Signal
Uint16 ADCSOCAO:1; // 6 Input Flag for ADCSOCAO Signal
Uint16 ADCSOCBO:1; // 7 Input Flag for ADCSOCBO Signal
Uint16 rsvd1:1; // 8 Reserved
Uint16 rsvd2:1; // 9 Reserved
Uint16 rsvd3:1; // 10 Reserved
Uint16 rsvd4:1; // 11 Reserved
Uint16 rsvd5:1; // 12 Reserved
Uint16 rsvd6:1; // 13 Reserved
Uint16 rsvd7:1; // 14 Reserved
Uint16 rsvd8:1; // 15 Reserved
Uint16 ECAP1_OUT:1; // 16 Input Flag for ECAP1.OUT Signal
Uint16 ECAP2_OUT:1; // 17 Input Flag for ECAP2.OUT Signal
Uint16 ECAP3_OUT:1; // 18 Input Flag for ECAP3.OUT Signal
Uint16 ECAP4_OUT:1; // 19 Input Flag for ECAP4.OUT Signal
Uint16 ECAP5_OUT:1; // 20 Input Flag for ECAP5.OUT Signal
Uint16 ECAP6_OUT:1; // 21 Input Flag for ECAP6.OUT Signal
Uint16 EXTSYNCOUT:1; // 22 Input Flag for EXTSYNCOUT Signal
Uint16 ADCAEVT1:1; // 23 Input Flag for ADCAEVT1 Signal
Uint16 ADCAEVT2:1; // 24 Input Flag for ADCAEVT2 Signal
Uint16 ADCAEVT3:1; // 25 Input Flag for ADCAEVT3 Signal
Uint16 ADCAEVT4:1; // 26 Input Flag for ADCAEVT4 Signal
Uint16 ADCBEVT1:1; // 27 Input Flag for ADCBEVT1 Signal
Uint16 ADCBEVT2:1; // 28 Input Flag for ADCBEVT2 Signal
Uint16 ADCBEVT3:1; // 29 Input Flag for ADCBEVT3 Signal
Uint16 ADCBEVT4:1; // 30 Input Flag for ADCBEVT4 Signal
Uint16 ADCCEVT1:1; // 31 Input Flag for ADCCEVT1 Signal
};
union XBARFLG2_REG {
Uint32 all;
struct XBARFLG2_BITS bit;
};
struct XBARFLG3_BITS { // bits description
Uint16 ADCCEVT2:1; // 0 Input Flag for ADCCEVT2 Signal
Uint16 ADCCEVT3:1; // 1 Input Flag for ADCCEVT3 Signal
Uint16 ADCCEVT4:1; // 2 Input Flag for ADCCEVT4 Signal
Uint16 ADCDEVT1:1; // 3 Input Flag for ADCDEVT1 Signal
Uint16 ADCDEVT2:1; // 4 Input Flag for ADCDEVT2 Signal
Uint16 ADCDEVT3:1; // 5 Input Flag for ADCDEVT3 Signal
Uint16 ADCDEVT4:1; // 6 Input Flag for ADCDEVT4 Signal
Uint16 SD1FLT1_COMPL:1; // 7 Input Flag for SD1FLT1.COMPL Signal
Uint16 SD1FLT1_COMPH:1; // 8 Input Flag for SD1FLT1.COMPH Signal
Uint16 SD1FLT2_COMPL:1; // 9 Input Flag for SD1FLT2.COMPL Signal
Uint16 SD1FLT2_COMPH:1; // 10 Input Flag for SD1FLT2.COMPH Signal
Uint16 SD1FLT3_COMPL:1; // 11 Input Flag for SD1FLT3.COMPL Signal
Uint16 SD1FLT3_COMPH:1; // 12 Input Flag for SD1FLT3.COMPH Signal
Uint16 SD1FLT4_COMPL:1; // 13 Input Flag for SD1FLT4.COMPL Signal
Uint16 SD1FLT4_COMPH:1; // 14 Input Flag for SD1FLT4.COMPH Signal
Uint16 SD2FLT1_COMPL:1; // 15 Input Flag for SD2FLT1.COMPL Signal
Uint16 SD2FLT1_COMPH:1; // 16 Input Flag for SD2FLT1.COMPH Signal
Uint16 SD2FLT2_COMPL:1; // 17 Input Flag for SD2FLT2.COMPL Signal
Uint16 SD2FLT2_COMPH:1; // 18 Input Flag for SD2FLT2.COMPH Signal
Uint16 SD2FLT3_COMPL:1; // 19 Input Flag for SD2FLT3.COMPL Signal
Uint16 SD2FLT3_COMPH:1; // 20 Input Flag for SD2FLT3.COMPH Signal
Uint16 SD2FLT4_COMPL:1; // 21 Input Flag for SD2FLT4.COMPL Signal
Uint16 SD2FLT4_COMPH:1; // 22 Input Flag for SD2FLT4.COMPH Signal
Uint16 rsvd1:9; // 31:23 Reserved
};
union XBARFLG3_REG {
Uint32 all;
struct XBARFLG3_BITS bit;
};
struct XBARCLR1_BITS { // bits description
Uint16 CMPSS1_CTRIPL:1; // 0 Input Flag Clear for CMPSS1.CTRIPL Signal
Uint16 CMPSS1_CTRIPH:1; // 1 Input Flag Clear for CMPSS1.CTRIPH Signal
Uint16 CMPSS2_CTRIPL:1; // 2 Input Flag Clear for CMPSS2.CTRIPL Signal
Uint16 CMPSS2_CTRIPH:1; // 3 Input Flag Clear for CMPSS2.CTRIPH Signal
Uint16 CMPSS3_CTRIPL:1; // 4 Input Flag Clear for CMPSS3.CTRIPL Signal
Uint16 CMPSS3_CTRIPH:1; // 5 Input Flag Clear for CMPSS3.CTRIPH Signal
Uint16 CMPSS4_CTRIPL:1; // 6 Input Flag Clear for CMPSS4.CTRIPL Signal
Uint16 CMPSS4_CTRIPH:1; // 7 Input Flag Clear for CMPSS4.CTRIPH Signal
Uint16 CMPSS5_CTRIPL:1; // 8 Input Flag Clear for CMPSS5.CTRIPL Signal
Uint16 CMPSS5_CTRIPH:1; // 9 Input Flag Clear for CMPSS5.CTRIPH Signal
Uint16 CMPSS6_CTRIPL:1; // 10 Input Flag Clear for CMPSS6.CTRIPL Signal
Uint16 CMPSS6_CTRIPH:1; // 11 Input Flag Clear for CMPSS6.CTRIPH Signal
Uint16 CMPSS7_CTRIPL:1; // 12 Input Flag Clear for CMPSS7.CTRIPL Signal
Uint16 CMPSS7_CTRIPH:1; // 13 Input Flag Clear for CMPSS7.CTRIPH Signal
Uint16 CMPSS8_CTRIPL:1; // 14 Input Flag Clear for CMPSS8.CTRIPL Signal
Uint16 CMPSS8_CTRIPH:1; // 15 Input Flag Clear for CMPSS8.CTRIPH Signal
Uint16 CMPSS1_CTRIPOUTL:1; // 16 Input Flag Clear for CMPSS1.CTRIPOUTL Signal
Uint16 CMPSS1_CTRIPOUTH:1; // 17 Input Flag Clear for CMPSS1.CTRIPOUTH Signal
Uint16 CMPSS2_CTRIPOUTL:1; // 18 Input Flag Clear for CMPSS2.CTRIPOUTL Signal
Uint16 CMPSS2_CTRIPOUTH:1; // 19 Input Flag Clear for CMPSS2.CTRIPOUTH Signal
Uint16 CMPSS3_CTRIPOUTL:1; // 20 Input Flag Clear for CMPSS3.CTRIPOUTL Signal
Uint16 CMPSS3_CTRIPOUTH:1; // 21 Input Flag Clear for CMPSS3.CTRIPOUTH Signal
Uint16 CMPSS4_CTRIPOUTL:1; // 22 Input Flag Clear for CMPSS4.CTRIPOUTL Signal
Uint16 CMPSS4_CTRIPOUTH:1; // 23 Input Flag Clear for CMPSS4.CTRIPOUTH Signal
Uint16 CMPSS5_CTRIPOUTL:1; // 24 Input Flag Clear for CMPSS5.CTRIPOUTL Signal
Uint16 CMPSS5_CTRIPOUTH:1; // 25 Input Flag Clear for CMPSS5.CTRIPOUTH Signal
Uint16 CMPSS6_CTRIPOUTL:1; // 26 Input Flag Clear for CMPSS6.CTRIPOUTL Signal
Uint16 CMPSS6_CTRIPOUTH:1; // 27 Input Flag Clear for CMPSS6.CTRIPOUTH Signal
Uint16 CMPSS7_CTRIPOUTL:1; // 28 Input Flag Clear for CMPSS7.CTRIPOUTL Signal
Uint16 CMPSS7_CTRIPOUTH:1; // 29 Input Flag Clear for CMPSS7.CTRIPOUTH Signal
Uint16 CMPSS8_CTRIPOUTL:1; // 30 Input Flag Clear for CMPSS8.CTRIPOUTL Signal
Uint16 CMPSS8_CTRIPOUTH:1; // 31 Input Flag Clear for CMPSS8.CTRIPOUTH Signal
};
union XBARCLR1_REG {
Uint32 all;
struct XBARCLR1_BITS bit;
};
struct XBARCLR2_BITS { // bits description
Uint16 INPUT1:1; // 0 Input Flag Clear for INPUT1 Signal
Uint16 INPUT2:1; // 1 Input Flag Clear for INPUT2 Signal
Uint16 INPUT3:1; // 2 Input Flag Clear for INPUT3 Signal
Uint16 INPUT4:1; // 3 Input Flag Clear for INPUT4 Signal
Uint16 INPUT5:1; // 4 Input Flag Clear for INPUT5 Signal
Uint16 INPUT7:1; // 5 Input Flag Clear for INPUT7 Signal
Uint16 ADCSOCAO:1; // 6 Input Flag Clear for ADCSOCAO Signal
Uint16 ADCSOCBO:1; // 7 Input Flag Clear for ADCSOCBO Signal
Uint16 rsvd1:1; // 8 Reserved
Uint16 rsvd2:1; // 9 Reserved
Uint16 rsvd3:1; // 10 Reserved
Uint16 rsvd4:1; // 11 Reserved
Uint16 rsvd5:1; // 12 Reserved
Uint16 rsvd6:1; // 13 Reserved
Uint16 rsvd7:1; // 14 Reserved
Uint16 rsvd8:1; // 15 Reserved
Uint16 ECAP1_OUT:1; // 16 Input Flag Clear for ECAP1.OUT Signal
Uint16 ECAP2_OUT:1; // 17 Input Flag Clear for ECAP2.OUT Signal
Uint16 ECAP3_OUT:1; // 18 Input Flag Clear for ECAP3.OUT Signal
Uint16 ECAP4_OUT:1; // 19 Input Flag Clear for ECAP4.OUT Signal
Uint16 ECAP5_OUT:1; // 20 Input Flag Clear for ECAP5.OUT Signal
Uint16 ECAP6_OUT:1; // 21 Input Flag Clear for ECAP6.OUT Signal
Uint16 EXTSYNCOUT:1; // 22 Input Flag Clear for EXTSYNCOUT Signal
Uint16 ADCAEVT1:1; // 23 Input Flag Clear for ADCAEVT1 Signal
Uint16 ADCAEVT2:1; // 24 Input Flag Clear for ADCAEVT2 Signal
Uint16 ADCAEVT3:1; // 25 Input Flag Clear for ADCAEVT3 Signal
Uint16 ADCAEVT4:1; // 26 Input Flag Clear for ADCAEVT4 Signal
Uint16 ADCBEVT1:1; // 27 Input Flag Clear for ADCBEVT1 Signal
Uint16 ADCBEVT2:1; // 28 Input Flag Clear for ADCBEVT2 Signal
Uint16 ADCBEVT3:1; // 29 Input Flag Clear for ADCBEVT3 Signal
Uint16 ADCBEVT4:1; // 30 Input Flag Clear for ADCBEVT4 Signal
Uint16 ADCCEVT1:1; // 31 Input Flag Clear for ADCCEVT1 Signal
};
union XBARCLR2_REG {
Uint32 all;
struct XBARCLR2_BITS bit;
};
struct XBARCLR3_BITS { // bits description
Uint16 ADCCEVT2:1; // 0 Input Flag Clear for ADCCEVT2 Signal
Uint16 ADCCEVT3:1; // 1 Input Flag Clear for ADCCEVT3 Signal
Uint16 ADCCEVT4:1; // 2 Input Flag Clear for ADCCEVT4 Signal
Uint16 ADCDEVT1:1; // 3 Input Flag Clear for ADCDEVT1 Signal
Uint16 ADCDEVT2:1; // 4 Input Flag Clear for ADCDEVT2 Signal
Uint16 ADCDEVT3:1; // 5 Input Flag Clear for ADCDEVT3 Signal
Uint16 ADCDEVT4:1; // 6 Input Flag Clear for ADCDEVT4 Signal
Uint16 SD1FLT1_COMPL:1; // 7 Input Flag Clear for SD1FLT1.COMPL Signal
Uint16 SD1FLT1_COMPH:1; // 8 Input Flag Clear for SD1FLT1.COMPH Signal
Uint16 SD1FLT2_COMPL:1; // 9 Input Flag Clear for SD1FLT2.COMPL Signal
Uint16 SD1FLT2_COMPH:1; // 10 Input Flag Clear for SD1FLT2.COMPH Signal
Uint16 SD1FLT3_COMPL:1; // 11 Input Flag Clear for SD1FLT3.COMPL Signal
Uint16 SD1FLT3_COMPH:1; // 12 Input Flag Clear for SD1FLT3.COMPH Signal
Uint16 SD1FLT4_COMPL:1; // 13 Input Flag Clear for SD1FLT4.COMPL Signal
Uint16 SD1FLT4_COMPH:1; // 14 Input Flag Clear for SD1FLT4.COMPH Signal
Uint16 SD2FLT1_COMPL:1; // 15 Input Flag Clear for SD2FLT1.COMPL Signal
Uint16 SD2FLT1_COMPH:1; // 16 Input Flag Clear for SD2FLT1.COMPH Signal
Uint16 SD2FLT2_COMPL:1; // 17 Input Flag Clear for SD2FLT2.COMPL Signal
Uint16 SD2FLT2_COMPH:1; // 18 Input Flag Clear for SD2FLT2.COMPH Signal
Uint16 SD2FLT3_COMPL:1; // 19 Input Flag Clear for SD2FLT3.COMPL Signal
Uint16 SD2FLT3_COMPH:1; // 20 Input Flag Clear for SD2FLT3.COMPH Signal
Uint16 SD2FLT4_COMPL:1; // 21 Input Flag Clear for SD2FLT4.COMPL Signal
Uint16 SD2FLT4_COMPH:1; // 22 Input Flag Clear for SD2FLT4.COMPH Signal
Uint16 rsvd1:9; // 31:23 Reserved
};
union XBARCLR3_REG {
Uint32 all;
struct XBARCLR3_BITS bit;
};
struct XBAR_REGS {
union XBARFLG1_REG XBARFLG1; // X-Bar Input Flag Register 1
union XBARFLG2_REG XBARFLG2; // X-Bar Input Flag Register 2
union XBARFLG3_REG XBARFLG3; // X-Bar Input Flag Register 3
Uint16 rsvd1[2]; // Reserved
union XBARCLR1_REG XBARCLR1; // X-Bar Input Flag Clear Register 1
union XBARCLR2_REG XBARCLR2; // X-Bar Input Flag Clear Register 2
union XBARCLR3_REG XBARCLR3; // X-Bar Input Flag Clear Register 3
Uint16 rsvd2[18]; // Reserved
};
//---------------------------------------------------------------------------
// XBAR External References & Function Declarations:
//
#ifdef CPU1
extern volatile struct XBAR_REGS XbarRegs;
#endif
#ifdef __cplusplus
}
#endif /* extern "C" */
#endif
//===========================================================================
// End of file.
//===========================================================================
|
