summaryrefslogtreecommitdiff
path: root/components/cplusplus/cpp11/atomic_8.c
blob: 64d3311b4acf49e5de8fcc7b3c02a0749f60e5a1 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
/*
 * Copyright (c) 2006-2021, RT-Thread Development Team
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Change Logs:
 * Date           Author       Notes
 * 2021-04-27     peterfan     Add copyright header.
 */

#include <rthw.h>
#include <stdint.h>
#include <stdbool.h>

/*
* override gcc builtin atomic function for std::atomic<int64_t>, std::atomic<uint64_t>
* @see https://gcc.gnu.org/onlinedocs/gcc/_005f_005fatomic-Builtins.html
*/
uint64_t __atomic_load_8(volatile void *ptr, int memorder)
{
    volatile uint64_t *val_ptr = (volatile uint64_t *)ptr;
    register rt_base_t level;
    uint64_t tmp;
    level = rt_hw_interrupt_disable();
    tmp = *val_ptr;
    rt_hw_interrupt_enable(level);
    return tmp;
}

void __atomic_store_8(volatile void *ptr, uint64_t val, int memorder)
{
    volatile uint64_t *val_ptr = (volatile uint64_t *)ptr;
    register rt_base_t level;
    level = rt_hw_interrupt_disable();
    *val_ptr = val;
    rt_hw_interrupt_enable(level);
}

uint64_t __atomic_exchange_8(volatile void *ptr, uint64_t val, int memorder)
{
    volatile uint64_t *val_ptr = (volatile uint64_t *)ptr;
    register rt_base_t level;
    uint64_t tmp;
    level = rt_hw_interrupt_disable();
    tmp = *val_ptr;
    *val_ptr = val;
    rt_hw_interrupt_enable(level);
    return tmp;
}

bool __atomic_compare_exchange_8(volatile void *ptr, volatile void *expected, uint64_t desired, bool weak, int success_memorder, int failure_memorder)
{
    volatile uint64_t *val_ptr = (volatile uint64_t *)ptr;
    volatile uint64_t *expected_ptr = (volatile uint64_t *)expected;
    register rt_base_t level;
    bool exchanged;
    level = rt_hw_interrupt_disable();
    if (*val_ptr == *expected_ptr)
    {
        *val_ptr = desired;
        exchanged = true;
    }
    else
    {
        *expected_ptr = *val_ptr;
        exchanged = false;
    }
    rt_hw_interrupt_enable(level);
    return exchanged;
}

#define __atomic_fetch_op_8(OPNAME, OP) \
uint64_t __atomic_fetch_##OPNAME##_8(volatile void *ptr, uint64_t val, int memorder) {\
    volatile uint64_t* val_ptr = (volatile uint64_t*)ptr;\
    register rt_base_t level;\
    uint64_t tmp;\
    level = rt_hw_interrupt_disable();\
    tmp = *val_ptr;\
    *val_ptr OP##= val;\
    rt_hw_interrupt_enable(level);\
    return tmp;\
}

__atomic_fetch_op_8(add, +)
__atomic_fetch_op_8(sub, -)
__atomic_fetch_op_8( and, &)
__atomic_fetch_op_8( or, |)
__atomic_fetch_op_8(xor, ^)