1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
|
/*
* Copyright (c) 2006-2023, RT-Thread Development Team
*
* SPDX-License-Identifier: Apache-2.0
*
* Change Logs:
* Date Author Notes
*/
#include "proc.h"
#include "procfs.h"
#include <rthw.h>
#include <rtdbg.h>
#include <fcntl.h>
#include <errno.h>
#include <dfs_dentry.h>
#if defined(__aarch64__) || defined(__AARCH64EL__)
static rt_uint64_t cpu_midr(void)
{
rt_uint64_t value;
__asm__ volatile("mrs %0, midr_el1" : "=r"(value));
return value;
}
#endif
static void *seq_start(struct dfs_seq_file *seq, off_t *index)
{
return (*index < RT_CPUS_NR) ? (void *)1 : RT_NULL;
}
static void seq_stop(struct dfs_seq_file *seq, void *data)
{
}
static void *seq_next(struct dfs_seq_file *seq, void *data, off_t *index)
{
RT_UNUSED(seq);
RT_UNUSED(data);
*index += 1;
return (*index < RT_CPUS_NR) ? (void *)1 : RT_NULL;
}
static int seq_show(struct dfs_seq_file *seq, void *data)
{
#if defined(__aarch64__) || defined(__AARCH64EL__)
rt_uint64_t midr;
rt_uint32_t implementer;
rt_uint32_t variant;
rt_uint32_t architecture;
rt_uint32_t part;
rt_uint32_t revision;
#endif
RT_UNUSED(data);
#if defined(__aarch64__) || defined(__AARCH64EL__)
midr = cpu_midr();
implementer = (rt_uint32_t)((midr >> 24) & 0xffU);
variant = (rt_uint32_t)((midr >> 20) & 0x0fU);
architecture = (rt_uint32_t)((midr >> 16) & 0x0fU);
part = (rt_uint32_t)((midr >> 4) & 0x0fffU);
revision = (rt_uint32_t)(midr & 0x0fU);
#endif
dfs_seq_printf(seq, "processor\t: %lu\n", (unsigned long)seq->index);
#if defined(__aarch64__) || defined(__AARCH64EL__)
dfs_seq_puts(seq, "model name\t: ARMv8 Generic\n");
dfs_seq_printf(seq, "CPU implementer\t: 0x%02lx\n", (unsigned long)implementer);
dfs_seq_printf(seq, "CPU architecture: %lu\n", (unsigned long)(architecture ? architecture : 8U));
dfs_seq_printf(seq, "CPU variant\t: 0x%lx\n", (unsigned long)variant);
dfs_seq_printf(seq, "CPU part\t: 0x%03lx\n", (unsigned long)part);
dfs_seq_printf(seq, "CPU revision\t: %lu\n", (unsigned long)revision);
#elif defined(__riscv)
dfs_seq_puts(seq, "model name\t: RISC-V Generic\n");
#if defined(__riscv_xlen) && (__riscv_xlen == 32)
dfs_seq_puts(seq, "isa\t\t: rv32\n");
#else
dfs_seq_puts(seq, "isa\t\t: rv64\n");
#endif
#else
dfs_seq_puts(seq, "model name\t: RT-Thread Generic CPU\n");
#endif
dfs_seq_puts(seq, "\n");
return 0;
}
static const struct dfs_seq_ops seq_ops = {
.start = seq_start,
.stop = seq_stop,
.next = seq_next,
.show = seq_show,
};
rt_weak const struct dfs_seq_ops *cpuinfo_get_seq_ops(void)
{
return &seq_ops;
}
static int proc_open(struct dfs_file *file)
{
return dfs_seq_open(file, cpuinfo_get_seq_ops());
}
static int proc_close(struct dfs_file *file)
{
return dfs_seq_release(file);
}
static const struct dfs_file_ops file_ops = {
.open = proc_open,
.read = dfs_seq_read,
.lseek = dfs_seq_lseek,
.close = proc_close,
};
int proc_cpuinfo_init(void)
{
struct proc_dentry *dentry = proc_create_data("cpuinfo", 0, NULL, &file_ops, NULL);
proc_release(dentry);
return 0;
}
INIT_ENV_EXPORT(proc_cpuinfo_init);
|
