summaryrefslogtreecommitdiff
path: root/libcpu/m16c/m16c62p/context_iar.S
blob: 9415b2bdeac7f1f80c8c5de6aa22906fdbcaed7c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
/*
 * File      : context.asm
 * This file is part of RT-Thread RTOS
 * COPYRIGHT (C) 2009, RT-Thread Development Team
 *
 * The license and distribution terms for this file may be
 * found in the file LICENSE in this distribution or at
 * http://www.rt-thread.org/license/LICENSE
 *
 * Change Logs:
 * Date           Author       Notes
 * 2010-04-09     fify         the first version
 * 2010-04-19     fify         rewrite rt_hw_interrupt_disable/enable fuction
 * 2010-04-20     fify         move peripheral ISR to bsp/interrupts.s34 
 *
 * For       : Renesas M16C
 * Toolchain : IAR's EW for M16C v3.401
 */

    RSEG    CSTACK

    RSEG    ISTACK

    RSEG    CODE(1)

    EXTERN  rt_interrupt_from_thread
    EXTERN  rt_interrupt_to_thread

    PUBLIC  rt_hw_interrupt_disable
    PUBLIC  rt_hw_interrupt_enable
    PUBLIC  rt_hw_context_switch_to
    PUBLIC  os_context_switch

rt_hw_interrupt_disable:
    STC     FLG, R0    ;fify 20100419
    FCLR    I
    RTS

rt_hw_interrupt_enable:
    LDC     R0, FLG    ;fify 20100419
    RTS
    
    .EVEN
os_context_switch:
    PUSHM   R0,R1,R2,R3,A0,A1,SB,FB
    
    MOV.W   rt_interrupt_from_thread, A0
    STC     ISP, [A0]
    MOV.W   rt_interrupt_to_thread, A0
    LDC     [A0], ISP

    POPM    R0,R1,R2,R3,A0,A1,SB,FB             ; Restore registers from the new task's stack
    REIT                                        ; Return from interrup    
    
/*
 * void rt_hw_context_switch_to(rt_uint32 to);
 * r0 --> to
 * this fucntion is used to perform the first thread switch
 */
rt_hw_context_switch_to:
    MOV.W   R0, A0
    LDC     [A0], ISP
    POPM    R0,R1,R2,R3,A0,A1,SB,FB
    REIT

    END