blob: 10f265ed38946ec8e39873ba76f9825ca98233f2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
|
/*
* Copyright (c) 2006-2025, RT-Thread Development Team
*
* SPDX-License-Identifier: Apache-2.0
*
* Change Logs:
* Date Author Notes
* 2018-10-03 Bernard The first version
*/
#ifndef CPUPORT_H__
#define CPUPORT_H__
#include <rtconfig.h>
#ifdef RT_USING_CACHE
#include <cache.h>
#define RT_CPU_CACHE_LINE_SZ L1_CACHE_BYTES
#endif
#include <opcode.h>
#ifdef RT_USING_SMP
typedef union
{
unsigned long slock;
struct __arch_tickets
{
unsigned short owner;
unsigned short next;
} tickets;
} rt_hw_spinlock_t;
#endif /* RT_USING_SMP */
#define RISCV_FENCE(p, s) __asm__ volatile ("fence " #p "," #s:::"memory")
#define rt_hw_barrier(...) RISCV_FENCE(iorw, iorw)
#define rt_hw_wfi() __asm__ volatile ("wfi")
#define rt_hw_rmb() RISCV_FENCE(ir, ir)
#define rt_hw_wmb() RISCV_FENCE(ow, ow)
#ifndef __ASSEMBLY__
#ifdef RT_USING_CACHE
rt_inline void rt_hw_dsb(void)
{
__asm__ volatile ("fence":::"memory");
}
rt_inline void rt_hw_dmb(void)
{
__asm__ volatile ("fence":::"memory");
}
rt_inline void rt_hw_isb(void)
{
#ifndef ARCH_RISCV_DISABLE_FENCE_I
__asm__ volatile (OPC_FENCE_I:::"memory");
#endif
}
#endif /* RT_USING_CACHE */
rt_inline void rt_hw_cpu_relax(void)
{
__asm__ volatile (OPC_PAUSE_I);
rt_hw_barrier();
}
void _thread_start(void);
#endif /* !__ASSEMBLY__ */
#endif /* CPUPORT_H__ */
|
