summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorhathach <[email protected]>2018-12-03 16:23:38 +0700
committerhathach <[email protected]>2018-12-03 16:23:38 +0700
commit786b04e19d52a904a4faf2bc9a7b022e9cd0237c (patch)
treec845efc5f7ca09fd869fee0a75a42b67ce22d6b5
parentf9ae8fa5d28c5a247bb04d8edf590b16fd2e3e54 (diff)
correct memory placement for lpc13. CDC work well
-rw-r--r--examples/device/cdc_msc_hid/ses/lpc13xx/LPC1347FBD64_MemoryMap.xml1
-rw-r--r--examples/device/cdc_msc_hid/ses/lpc13xx/flash_placement.xml4
-rw-r--r--examples/device/cdc_msc_hid/ses/lpc13xx/lpc13xx.emProject2
3 files changed, 6 insertions, 1 deletions
diff --git a/examples/device/cdc_msc_hid/ses/lpc13xx/LPC1347FBD64_MemoryMap.xml b/examples/device/cdc_msc_hid/ses/lpc13xx/LPC1347FBD64_MemoryMap.xml
index bdc880272..298645289 100644
--- a/examples/device/cdc_msc_hid/ses/lpc13xx/LPC1347FBD64_MemoryMap.xml
+++ b/examples/device/cdc_msc_hid/ses/lpc13xx/LPC1347FBD64_MemoryMap.xml
@@ -3,4 +3,5 @@
<MemorySegment name="FLASH" start="0x00000000" size="0x00010000" access="ReadOnly" />
<MemorySegment name="RAM" start="0x10000000" size="0x00002000" access="Read/Write" />
<MemorySegment name="RAM2" start="0x20000000" size="0x00000800" access="Read/Write" />
+ <MemorySegment name="RAM3" start="0x20004000" size="0x00000800" access="Read/Write" />
</root>
diff --git a/examples/device/cdc_msc_hid/ses/lpc13xx/flash_placement.xml b/examples/device/cdc_msc_hid/ses/lpc13xx/flash_placement.xml
index 79bedc537..27a63d5be 100644
--- a/examples/device/cdc_msc_hid/ses/lpc13xx/flash_placement.xml
+++ b/examples/device/cdc_msc_hid/ses/lpc13xx/flash_placement.xml
@@ -34,4 +34,8 @@
<ProgramSection alignment="4" load="No" name=".data2_run" />
<ProgramSection alignment="4" load="No" name=".bss2" />
</MemorySegment>
+ <MemorySegment name="$(RAM3_NAME:RAM3)">
+ <ProgramSection alignment="4" load="No" name=".data3_run" />
+ <ProgramSection alignment="4" load="No" name=".bss3" />
+ </MemorySegment>
</Root>
diff --git a/examples/device/cdc_msc_hid/ses/lpc13xx/lpc13xx.emProject b/examples/device/cdc_msc_hid/ses/lpc13xx/lpc13xx.emProject
index ce50e791c..6a579d7c4 100644
--- a/examples/device/cdc_msc_hid/ses/lpc13xx/lpc13xx.emProject
+++ b/examples/device/cdc_msc_hid/ses/lpc13xx/lpc13xx.emProject
@@ -17,7 +17,7 @@
arm_target_debug_interface_type="ADIv5"
arm_target_device_name="LPC1347"
arm_target_interface_type="SWD"
- c_preprocessor_definitions="__LPC1347FBD64__;__LPC1300_FAMILY;__LPC134x_SUBFAMILY;ARM_MATH_CM3;FLASH_PLACEMENT=1;CORE_M3;BOARD_LPCXPRESSO1347;CFG_TUSB_MCU=OPT_MCU_LPC13XX"
+ c_preprocessor_definitions="__LPC1347FBD64__;__LPC1300_FAMILY;__LPC134x_SUBFAMILY;ARM_MATH_CM3;FLASH_PLACEMENT=1;CORE_M3;BOARD_LPCXPRESSO1347;CFG_TUSB_MCU=OPT_MCU_LPC13XX;CFG_TUSB_MEM_SECTION= __attribute__((section(&quot;.bss3&quot;)));CFG_TUSB_MEM_ALIGN=__attribute__ ((aligned(64)))"
c_user_include_directories="../../src;$(rootDir)/hw;$(rootDir)/src;$(lpcDir)/lpc_chip_13xx/inc"
debug_register_definition_file="$(ProjectDir)/LPC13Uxx_Registers.xml"
debug_target_connection="J-Link"