summaryrefslogtreecommitdiff
path: root/src/common
diff options
context:
space:
mode:
authorhathach <[email protected]>2025-09-29 15:32:08 +0700
committerhathach <[email protected]>2025-09-29 15:32:08 +0700
commitbdd557caf14b8987729fd73f11ccef7a29e7045d (patch)
tree881b6aa1361903e6d75a465e55b109468bfd86ab /src/common
parent4f3a5f92fa21307b1f1c9700cd041e945a627f63 (diff)
parent5130850337c1e8e0eedfa2d7165413de27ff6d2f (diff)
Merge branch 'master' into fork/ennebi/mtp
Diffstat (limited to 'src/common')
-rw-r--r--src/common/tusb_common.h8
-rw-r--r--src/common/tusb_mcu.h4
-rw-r--r--src/common/tusb_verify.h8
3 files changed, 10 insertions, 10 deletions
diff --git a/src/common/tusb_common.h b/src/common/tusb_common.h
index 76764bbba..12dea2183 100644
--- a/src/common/tusb_common.h
+++ b/src/common/tusb_common.h
@@ -90,14 +90,14 @@ extern uint32_t tusb_time_millis_api(void);
extern void tusb_time_delay_ms_api(uint32_t ms);
// flush data cache
-TU_ATTR_WEAK extern void tusb_app_dcache_flush(uintptr_t addr, uint32_t data_size);
+extern void tusb_app_dcache_flush(uintptr_t addr, uint32_t data_size);
// invalidate data cache
-TU_ATTR_WEAK extern void tusb_app_dcache_invalidate(uintptr_t addr, uint32_t data_size);
+extern void tusb_app_dcache_invalidate(uintptr_t addr, uint32_t data_size);
// Optional physical <-> virtual address translation
-TU_ATTR_WEAK extern void* tusb_app_virt_to_phys(void *virt_addr);
-TU_ATTR_WEAK extern void* tusb_app_phys_to_virt(void *phys_addr);
+extern void* tusb_app_virt_to_phys(void *virt_addr);
+extern void* tusb_app_phys_to_virt(void *phys_addr);
//--------------------------------------------------------------------+
// Internal Inline Functions
diff --git a/src/common/tusb_mcu.h b/src/common/tusb_mcu.h
index 7722ca1e6..1c11df114 100644
--- a/src/common/tusb_mcu.h
+++ b/src/common/tusb_mcu.h
@@ -387,7 +387,7 @@
//--------------------------------------------------------------------+
// Espressif
//--------------------------------------------------------------------+
-#elif TU_CHECK_MCU(OPT_MCU_ESP32S2, OPT_MCU_ESP32S3)
+#elif TU_CHECK_MCU(OPT_MCU_ESP32S2, OPT_MCU_ESP32S3, OPT_MCU_ESP32H4)
#define TUP_USBIP_DWC2
#define TUP_USBIP_DWC2_ESP32
#define TUP_DCD_ENDPOINT_MAX 7 // only 5 TX FIFO for endpoint IN
@@ -442,7 +442,7 @@
#define TUP_DCD_ENDPOINT_MAX 16
#define TUP_MCU_MULTIPLE_CORE 1
- #define TU_ATTR_FAST_FUNC __attribute__((section(".time_critical.tinyusb")))
+ #define TU_ATTR_FAST_FUNC __not_in_flash("tinyusb")
//--------------------------------------------------------------------+
// Silabs
diff --git a/src/common/tusb_verify.h b/src/common/tusb_verify.h
index 6d02d3572..db91a73d9 100644
--- a/src/common/tusb_verify.h
+++ b/src/common/tusb_verify.h
@@ -53,11 +53,11 @@
* The difference in behavior is that ASSERT triggers a breakpoint while
* verify does not.
*
- * #define TU_VERIFY(cond) if(cond) return false;
- * #define TU_VERIFY(cond,ret) if(cond) return ret;
+ * #define TU_VERIFY(cond) if (!cond) return false;
+ * #define TU_VERIFY(cond,ret) if (!cond) return ret;
*
- * #define TU_ASSERT(cond) if(cond) {TU_MESS_FAILED(); TU_BREAKPOINT(), return false;}
- * #define TU_ASSERT(cond,ret) if(cond) {TU_MESS_FAILED(); TU_BREAKPOINT(), return ret;}
+ * #define TU_ASSERT(cond) if (!cond) {TU_MESS_FAILED(); TU_BREAKPOINT(), return false;}
+ * #define TU_ASSERT(cond,ret) if (!cond) {TU_MESS_FAILED(); TU_BREAKPOINT(), return ret;}
*------------------------------------------------------------------*/
#ifdef __cplusplus