summaryrefslogtreecommitdiff
path: root/src/portable/synopsys/dwc2/dcd_dwc2.c
AgeCommit message (Expand)Author
2025-07-10FIx recurrent suspend ISR.HiFiPhile
2025-06-04chore: squash previous commits from other branchesJames Sandison
2025-05-21add usbd_spin_lock/unlock for driver usagehathach
2025-05-21osal_spin skipping lock/unlock when executed in isrhathach
2025-05-20rename osal_critcal to osal_spinlockhathach
2025-05-19implement osal critical for none/freertos/pico-sdkhathach
2025-05-19dwc2 only enter critical in isr with multiple core CPUshathach
2025-05-19add osal_critical API() for use with dwc2hathach
2025-05-19fix(dcd): Fixed race condition on device disconnectTomas Rezucha
2025-04-14channge DWC2_CHANNEL_COUNT/DWC2_EP_COUNT to inline functionhathach
2025-04-09dwc2: refactor bitfields.HiFiPhile
2024-12-11fix correct DWC2_EP_COUNThathach
2024-11-28fix(dcd_dwc2): Correct usage of dwc2_controllerRoman Leonov
2024-11-28fix(dcd_dwc2): Reset allocated_epin_count on bus reset and close all epRoman Leonov
2024-11-27fix typohathach
2024-11-26hcd dwc2 add dcache support, usbh correctly use cache line size with TUH_EPBU...hathach
2024-11-25change dcd_dcache_*() API return type from void to boolhathach
2024-11-21use TUD_EPBUF_DEF to declare buffer memory for midihathach
2024-11-21make sure usb buffer occupies whole cache line when DCACHE is enabled for msc...hathach
2024-11-20dcd wrap data to dcd_data_t, add padding for setup_packet to match cache line...hathach
2024-11-20add CFG_TUD_MEM_DCACHE_ENABLE, CFG_TUD_MEM_DCACHE_LINE_SIZE optionhathach
2024-11-20have p4 dma somewhat working but having issue with buffer that does not occup...hathach
2024-11-20feature(dcd_dwc2): Added cache synchronizationRoman Leonov
2024-11-20feature(dcd_dwc2): Added cache synchronizationRoman Leonov
2024-11-18remove commented codehathach
2024-11-18clean uphathach
2024-11-18move handle ep slave/dma wihtin compiler macrohathach
2024-11-18merge back and improve edpt_schedule_packetshathach
2024-11-18seperate handle_epin_dma/slavehathach
2024-11-18separate handle out dma and slavehathach
2024-11-14clean up, add typdef for dwc2 type for devicehathach
2024-11-14rename CFG_TUD_DWC2_DMA to CFG_TUD_DWC2_DMA_ENABLEhathach
2024-11-08fix warningshathach
2024-11-01rename and add both CFG_TUH_DWC2_SLAVE_ENABLE/CFG_TUH_DWC2_DMA_ENABLE better ...hathach
2024-10-29correct the fifo_available comparison (words not byte)hathach
2024-10-28implement hcd_edpt_abort_xfer, hcd_device_close,hathach
2024-10-25got In transfer working, able to get 1st device descriptor and set addresshathach
2024-10-25hcd able to send setup packethathach
2024-10-25more progress on dwc2 hcd, initial code for edpt xferhathach
2024-10-21get hprt interrupt triggeredhathach
2024-10-17get hpri triggeredhathach
2024-10-16move gahbcfg/gintmsk with dma to dwc2 commonhathach
2024-10-15move core init code to dwc2 common. update/correct build for esppressifhathach
2024-10-15adding hcd dwc2hathach
2024-10-14change dcd_init() return from void to boolhathach
2024-10-14change the tusb_rhport_init_t struct, exclude the rhport to make API more con...hathach
2024-10-11change dcd_init() to take rhport structhathach
2024-10-10remove debug codehathach
2024-10-10enhance dwc2hathach
2024-10-10improving dwc2, merging diep and doep if possiblehathach