summaryrefslogtreecommitdiff
path: root/src/portable/synopsys/dwc2/dwc2_info.py
AgeCommit message (Expand)Author
2024-11-11correctly test dwc2 dma device for s3, disable for p4 (cache issue) and f407 ...hathach
2024-10-28implement hcd_edpt_abort_xfer, hcd_device_close,hathach
2024-10-25more progress on dwc2 hcd, initial code for edpt xferhathach
2024-10-21add tusb_time_millis(), able to reset and enable dwc2 port and get SOF activehathach
2024-10-10add f407disco to hil poolhathach
2024-10-10improving dwc2, merging diep and doep if possiblehathach
2024-10-10enhance dwc2 markdown with field mappinghathach
2024-10-07Merge pull request #2809 from shuffle2/masterHa Thach
2024-09-30added p4, seems to work well and enumeratedhathach
2024-09-30update/rename ghwcfg registershathach
2024-09-30update to dwc2 register structhathach
2024-09-17make all python files executable and standardize interpreterShawn Hoffman
2023-11-22add spec version to dwc2 infohathach
2023-11-19Fix CIHiFiPhile
2023-11-19Add dwc2 info of F429.HiFiPhile
2023-10-30addd dwc2_info.py/md update stm32u5a5 board clock & power configure, able to ...hathach
generated by cgit v1.3.1 (git 2.54.0) at 2026-09-03 16:06:03 +0000