summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorYao Zi <[email protected]>2025-01-23 09:11:35 +0000
committerLeo Yu-Chi Liang <[email protected]>2025-02-03 15:26:06 +0800
commitfaf237d1b43c3221e78bfa0310833fc5bc71bc21 (patch)
treebb98312358819d96cac0a5f0af8092133d44fafb
parent334980f4cf574a522e802b240f5ba05e8ab5e5f5 (diff)
riscv: cpu: jh7110: fallback to generic cleanup_before_linux()
JH7110 SoC requires no specific handling before entering Linux kernel. Let's drop the specific implementation to avoid duplication. Signed-off-by: Yao Zi <[email protected]> Reviewed-by: Leo Yu-Chi Liang <[email protected]>
-rw-r--r--arch/riscv/cpu/jh7110/Makefile1
-rw-r--r--arch/riscv/cpu/jh7110/cpu.c23
2 files changed, 0 insertions, 24 deletions
diff --git a/arch/riscv/cpu/jh7110/Makefile b/arch/riscv/cpu/jh7110/Makefile
index 0939c1061d0..4f91aafa9da 100644
--- a/arch/riscv/cpu/jh7110/Makefile
+++ b/arch/riscv/cpu/jh7110/Makefile
@@ -5,6 +5,5 @@
ifeq ($(CONFIG_XPL_BUILD),y)
obj-y += spl.o
else
-obj-y += cpu.o
obj-y += dram.o
endif
diff --git a/arch/riscv/cpu/jh7110/cpu.c b/arch/riscv/cpu/jh7110/cpu.c
deleted file mode 100644
index 1d7c026584a..00000000000
--- a/arch/riscv/cpu/jh7110/cpu.c
+++ /dev/null
@@ -1,23 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright (C) 2022 StarFive Technology Co., Ltd.
- * Author: Yanhong Wang <[email protected]>
- */
-
-#include <asm/cache.h>
-#include <irq_func.h>
-
-/*
- * cleanup_before_linux() is called just before we call linux
- * it prepares the processor for linux
- *
- * we disable interrupt and caches.
- */
-int cleanup_before_linux(void)
-{
- disable_interrupts();
-
- cache_flush();
-
- return 0;
-}