summaryrefslogtreecommitdiff
path: root/arch
diff options
context:
space:
mode:
authorTom Rini <[email protected]>2026-03-25 13:00:19 -0600
committerTom Rini <[email protected]>2026-04-07 15:26:43 -0600
commit83df1103ef3787e7682bf8fe94c06281cb174bfc (patch)
tree3173b5cfcb28109eab12ff02963208c4b75e967d /arch
parentb7caaaef86beb8f87cc12cc13501efc4da832002 (diff)
arm: Remove redundant "xPL_SYS_MALLOC_F default y" entries
The symbol SPL_SYS_MALLOC_F defaults to y when visible and TPL_SYS_MALLOC_F defaults to y when visible and SPL_SYS_MALLOC_F is enabled. Remove the places from Kconfig files that had unneccsary "default y" for these options. Signed-off-by: Tom Rini <[email protected]>
Diffstat (limited to 'arch')
-rw-r--r--arch/arm/mach-rockchip/rv1126/Kconfig3
-rw-r--r--arch/arm/mach-snapdragon/Kconfig3
-rw-r--r--arch/arm/mach-socfpga/Kconfig3
3 files changed, 0 insertions, 9 deletions
diff --git a/arch/arm/mach-rockchip/rv1126/Kconfig b/arch/arm/mach-rockchip/rv1126/Kconfig
index 330b7df2312..43eeaa9c449 100644
--- a/arch/arm/mach-rockchip/rv1126/Kconfig
+++ b/arch/arm/mach-rockchip/rv1126/Kconfig
@@ -49,9 +49,6 @@ config TPL_LDSCRIPT
config TPL_STACK
default 0xff718000
-config TPL_SYS_MALLOC_F
- default y
-
config TPL_SYS_MALLOC_F_LEN
default 0x2000
diff --git a/arch/arm/mach-snapdragon/Kconfig b/arch/arm/mach-snapdragon/Kconfig
index 976c0e35fce..d3de8693b5a 100644
--- a/arch/arm/mach-snapdragon/Kconfig
+++ b/arch/arm/mach-snapdragon/Kconfig
@@ -17,9 +17,6 @@ config SYS_MALLOC_LEN
config SYS_MALLOC_F_LEN
default 0x2000
-config SPL_SYS_MALLOC_F
- default y
-
config SPL_SYS_MALLOC_F_LEN
default 0x2000
diff --git a/arch/arm/mach-socfpga/Kconfig b/arch/arm/mach-socfpga/Kconfig
index aec0fb7b1c8..fb98b647442 100644
--- a/arch/arm/mach-socfpga/Kconfig
+++ b/arch/arm/mach-socfpga/Kconfig
@@ -31,9 +31,6 @@ config SPL_SIZE_LIMIT_PROVIDE_STACK
config SPL_STACK_R_ADDR
default 0x00800000 if ARCH_SOCFPGA_GEN5
-config SPL_SYS_MALLOC_F
- default y if ARCH_SOCFPGA_GEN5
-
config SPL_SYS_MALLOC_F_LEN
default 0x800 if ARCH_SOCFPGA_GEN5