diff options
| author | Hugh Cole-Baker <[email protected]> | 2020-11-22 13:03:45 +0000 |
|---|---|---|
| committer | Kever Yang <[email protected]> | 2021-01-21 11:53:25 +0800 |
| commit | acc57ecf05500d2ed47f0d3898245d0029e1cc0c (patch) | |
| tree | b582198697c5235c56b4f1c32646ef12d26636ef /arch | |
| parent | 83433fdab4920e206700bca33b9040c7978afc9d (diff) | |
rockchip: rk3399-roc-pc: default to SPI bus 1 for SPI-flash
SPI flash on this board is located on bus 1, default to using bus 1 for
SPI flash on both rk3399-roc-pc and -mezzanine, and stop aliasing it to
bus 0.
Signed-off-by: Hugh Cole-Baker <[email protected]>
Suggested-by: Simon Glass <[email protected]>
Fixes: c4cea2bb ("rockchip: Enable building a SPI ROM image on bob")
Reviewed-by: Kever Yang<[email protected]>
Diffstat (limited to 'arch')
| -rw-r--r-- | arch/arm/dts/rk3399-roc-pc-u-boot.dtsi | 4 |
1 files changed, 0 insertions, 4 deletions
diff --git a/arch/arm/dts/rk3399-roc-pc-u-boot.dtsi b/arch/arm/dts/rk3399-roc-pc-u-boot.dtsi index fc155e69036..e3c9364e359 100644 --- a/arch/arm/dts/rk3399-roc-pc-u-boot.dtsi +++ b/arch/arm/dts/rk3399-roc-pc-u-boot.dtsi @@ -7,10 +7,6 @@ #include "rk3399-sdram-lpddr4-100.dtsi" / { - aliases { - spi0 = &spi1; - }; - chosen { u-boot,spl-boot-order = "same-as-spl", &spi_flash, &sdhci, &sdmmc; }; |