summaryrefslogtreecommitdiff
path: root/drivers
diff options
context:
space:
mode:
authorNaresh Kumar Ravulapalli <[email protected]>2025-09-10 22:21:12 -0700
committerTien Fong Chee <[email protected]>2025-09-30 14:29:56 +0800
commit2ff686bcfd14689de3d6a6da9c35340449025ef5 (patch)
tree52fceb76e50271fa4352bb11295a13835f9487cc /drivers
parent924a9fc4021cf4899c6b1e26d28336f412aa296f (diff)
drivers: clk: agilex: Use FIELD_GET during EMAC clock selection
FIELD_GET() macro is used during EMAC clock source selection for better code readability and maintainability. Signed-off-by: Naresh Kumar Ravulapalli <[email protected]> Reviewed-by: Tien Fong Chee <[email protected]>
Diffstat (limited to 'drivers')
-rw-r--r--drivers/clk/altera/clk-agilex.c10
1 files changed, 4 insertions, 6 deletions
diff --git a/drivers/clk/altera/clk-agilex.c b/drivers/clk/altera/clk-agilex.c
index 19c4e8220db..fdbf834bb2f 100644
--- a/drivers/clk/altera/clk-agilex.c
+++ b/drivers/clk/altera/clk-agilex.c
@@ -14,6 +14,7 @@
#include <dm/lists.h>
#include <dm/util.h>
#include <dt-bindings/clock/agilex-clock.h>
+#include <linux/bitfield.h>
#include <linux/bitops.h>
#include <asm/arch/clock_manager.h>
@@ -546,14 +547,11 @@ static u32 clk_get_emac_clk_hz(struct socfpga_clk_plat *plat, u32 emac_id)
/* Get EMAC clock source */
ctl = CM_REG_READL(plat, CLKMGR_PERPLL_EMACCTL);
if (emac_id == AGILEX_EMAC0_CLK)
- ctl = (ctl & CLKMGR_PERPLLGRP_EMACCTL_EMAC0SELB_MASK) >>
- CLKMGR_PERPLLGRP_EMACCTL_EMAC0SELB_OFFSET;
+ ctl = FIELD_GET(CLKMGR_PERPLLGRP_EMACCTL_EMAC0SELB_MASK, ctl);
else if (emac_id == AGILEX_EMAC1_CLK)
- ctl = (ctl & CLKMGR_PERPLLGRP_EMACCTL_EMAC1SELB_MASK) >>
- CLKMGR_PERPLLGRP_EMACCTL_EMAC1SELB_OFFSET;
+ ctl = FIELD_GET(CLKMGR_PERPLLGRP_EMACCTL_EMAC1SELB_MASK, ctl);
else if (emac_id == AGILEX_EMAC2_CLK)
- ctl = (ctl & CLKMGR_PERPLLGRP_EMACCTL_EMAC2SELB_MASK) >>
- CLKMGR_PERPLLGRP_EMACCTL_EMAC2SELB_OFFSET;
+ ctl = FIELD_GET(CLKMGR_PERPLLGRP_EMACCTL_EMAC2SELB_MASK, ctl);
else
return 0;