summaryrefslogtreecommitdiff
path: root/include/linux/byteorder
diff options
context:
space:
mode:
authorSricharan R <[email protected]>2013-05-30 03:19:34 +0000
committerTom Rini <[email protected]>2013-06-10 08:43:10 -0400
commitf9b814a8e99390d19628bc1b67c9567fc485d918 (patch)
tree791ab819ecdd0bcb956b12a6004a0d5b63aa2601 /include/linux/byteorder
parent378bd1fb4e965a10b396140e964740c76c960c70 (diff)
ARM: DRA7xx: Correct the SYS_CLK to 20MHZ
The sys_clk on the dra evm board is 20MHZ. Changing the configuration for the same. And also moving V_SCLK, V_OSCK defines to arch/clock.h for OMAP4+ boards. Signed-off-by: Sricharan R <[email protected]> Signed-off-by: Lokesh Vutla <[email protected]>
Diffstat (limited to 'include/linux/byteorder')
0 files changed, 0 insertions, 0 deletions