diff options
| author | Jonas Karlman <[email protected]> | 2023-08-04 09:33:59 +0000 |
|---|---|---|
| committer | Kever Yang <[email protected]> | 2023-08-12 10:35:35 +0800 |
| commit | 6da8400d7ae986ef2a8e0ddb4f39907c6c0666f1 (patch) | |
| tree | 9d3c048a08ce7d74434eedc808996281387cc564 /include/linux | |
| parent | acb9812034850ae0d737a767b392b9cd097f3606 (diff) | |
clk: rockchip: rk3568: Fix mask for clk_cpll_div_25m_div
The field for clk_cpll_div_25m_div in CRU_CLKSEL_CON81 is 6 bits wide,
not 5 bits wide as currently defined in CPLL_25M_DIV_MASK.
Fix this and the assert so that CPLL_25M can be assigned a 25 MHz rate.
Fixes: 4a262feba3a5 ("rockchip: rk3568: add clock driver")
Signed-off-by: Jonas Karlman <[email protected]>
Reviewed-by: Kever Yang <[email protected]>
Diffstat (limited to 'include/linux')
0 files changed, 0 insertions, 0 deletions