summaryrefslogtreecommitdiff
path: root/include/linux
diff options
context:
space:
mode:
authorMarek Vasut <[email protected]>2021-09-14 20:28:24 +0200
committerTom Rini <[email protected]>2021-09-28 12:03:21 -0400
commitb81ce79df091834430dce72f0e4d1451f25fc8f7 (patch)
tree007ede98dba7a6c3a9d1eda53a3b849a729b381d /include/linux
parenta4f2d83414557f2ad7b63d537e2c31790d0f184d (diff)
mtd: spi: Set CONFIG_SF_DEFAULT_MODE default to 0
Before e2e95e5e254 ("spi: Update speed/mode on change") most systems silently defaulted to SF bus mode 0. Now the mode is always updated, which causes breakage. It seems most SF which are used as boot media operate in bus mode 0, so switch that as the default. This should fix booting at least on Altera SoCFPGA, ST STM32, Xilinx ZynqMP, NXP iMX and Rockchip SoCs, which recently ran into trouble with mode 3. Marvell Kirkwood and Xilinx microblaze need to be checked as those might need mode 3. Signed-off-by: Marek Vasut <[email protected]> Cc: Aleksandar Gerasimovski <[email protected]> Cc: Andreas Biessmann <[email protected]> Cc: Eugen Hristev <[email protected]> Cc: Michal Simek <[email protected]> Cc: Patrice Chotard <[email protected]> Cc: Patrick Delaunay <[email protected]> Cc: Peng Fan <[email protected]> Cc: Siew Chin Lim <[email protected]> Cc: Tom Rini <[email protected]> Cc: Valentin Longchamp <[email protected]> Cc: Vignesh Raghavendra <[email protected]>
Diffstat (limited to 'include/linux')
0 files changed, 0 insertions, 0 deletions