summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorVignesh Raghavendra <[email protected]>2022-03-07 14:55:51 +0530
committerTom Rini <[email protected]>2022-04-11 11:39:19 -0400
commit7262ff7e564c8b7d81f940af242c20f832ee7511 (patch)
tree1f9c0de78eee845b61608d18aa74ccc7b9e34b80 /include
parent1583c87b1b813a04c95732ae8075d79b14a26eea (diff)
ARM: dts: k3-j721s2: Correct timer frequency
MCU Timer0 runs at 250MHz, and the clock-frequency defined in DT appears incorrect. Without this delays in R5 SPL are 10x off. Signed-off-by: Vignesh Raghavendra <[email protected]>
Diffstat (limited to 'include')
0 files changed, 0 insertions, 0 deletions