diff options
| author | Daniel Schwierzeck <[email protected]> | 2011-07-27 13:22:38 +0200 |
|---|---|---|
| committer | Shinya Kuribayashi <[email protected]> | 2011-07-31 23:26:41 +0900 |
| commit | ab2a98b11716364bc5a8c43cdfa7fee176cda1d8 (patch) | |
| tree | f6d237d468eec036180a987fa99a8f58aa907e89 /include | |
| parent | 7185adb48ef1e5b0f05263a7f791de340ddddeb2 (diff) | |
MIPS: make cache operation mode configurable
Currently the cache operation mode is hard-coded to
CONF_CM_CACHABLE_NONCOHERENT. This is not appropiate for CPUs or SOCs
which operate at a different mode.
This patch makes the cache operation mode configurable via board config.
Signed-off-by: Daniel Schwierzeck <[email protected]>
Acked-by: Thomas Langer <[email protected]>
Signed-off-by: Shinya Kuribayashi <[email protected]>
Diffstat (limited to 'include')
0 files changed, 0 insertions, 0 deletions