summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorPatrick Delaunay <[email protected]>2019-07-30 19:16:13 +0200
committerPatrice Chotard <[email protected]>2019-08-27 09:36:56 +0200
commitbe16c41f853e9cf0f7f85cc96e8fb5c27a74d57a (patch)
treee1c755bc80881af62c8c392a60f9aaa1a2b658f8 /include
parentfe9153364423842e053a9600efa333be20525128 (diff)
ARM: dts: stm32mp1: DDR config v1.45
Update DDR configuration with the latest update: - Change DQSGE to 1 for DDR3, to cure missing DQS preamble. Signed-off-by: Nicolas Le Bayon <[email protected]> Signed-off-by: Patrick Delaunay <[email protected]>
Diffstat (limited to 'include')
0 files changed, 0 insertions, 0 deletions