summaryrefslogtreecommitdiff
path: root/scripts/cleanpatch
diff options
context:
space:
mode:
authorJoakim Tjernlund <[email protected]>2019-11-27 19:35:10 +0100
committerPriyanka Jain <[email protected]>2019-12-23 14:07:55 +0530
commit2a5d5d27edfbdb0e02a7fcf05569f92c02ae44ee (patch)
tree251f9fa102648ac6c3167aa1a0694cbdd4a6b97c /scripts/cleanpatch
parent71094b72d7113cbb2c566eac43fc122a18e5c6f9 (diff)
mpc85xx: ddr: Always start DDR RAM in Self Refresh mode
Some of t1042 boards fails DDR init with an Automatic calibration error every now and then. Investigations revealed that true Warm boots never failed. Warm boots has some extra steps performed, one being to start DDRC in Self Refresh and then clearing SR right after. Applying this SR method unconditionally made all our boards stable again, regardless of Cold/Warm boot. Signed-off-by: Joakim Tjernlund <[email protected]> Signed-off-by: Priyanka Jain <[email protected]>
Diffstat (limited to 'scripts/cleanpatch')
0 files changed, 0 insertions, 0 deletions