summaryrefslogtreecommitdiff
path: root/arch/arm/mach-tegra/tegra210/clock.c
AgeCommit message (Expand)Author
2025-04-12ARM: tegra: clock: fix PLLD2 info table entry on Tegra124 and Tegra210Svyatoslav Ryhel
2025-02-12ARM: tegra210: clock: implement PLLD2 supportSvyatoslav Ryhel
2024-05-20Restore patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet"Tom Rini
2024-05-19Revert "Merge patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet""Tom Rini
2024-05-06arm: tegra: Remove <common.h> and add needed includesTom Rini
2023-12-19ARM: tegra: clock: support get and set rate for simple PLLSvyatoslav Ryhel
2023-02-23ARM: tegra: Fix Tegra PWM parent clockSvyatoslav Ryhel
2023-02-23ARM: tegra: clock: add clk_id_to_pll_id helperSvyatoslav Ryhel
2023-02-02ARM: tegra: remap clock_osc_freq for all Tegra familySvyatoslav Ryhel
2022-01-19doc: replace @return by Return:Heinrich Schuchardt
2020-05-18common: Drop linux/bitops.h from common headerSimon Glass
2020-05-18common: Drop linux/delay.h from common headerSimon Glass
2020-05-18common: Drop log.h from common headerSimon Glass
2020-05-18common: Drop init.h from common headerSimon Glass
2020-05-18common: Drop net.h from common headerSimon Glass
2020-04-02i2c: t210: Add VI_I2C clock source supportTom Warren
2020-04-02t210: do not enable PLLE and UPHY PLL HW PWRSEQJC Kuo
2019-06-05ARM: tegra: Remove disp1 clock initialization on Tegra210Thierry Reding
2019-06-05ARM: tegra: Fix mux type for disp1 and disp2 clocks on Tegra210Thierry Reding
2018-05-07SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini
2016-09-27ARM: tegra: add APIs the clock uclass driver will needStephen Warren
2016-09-27ARM: tegra: add peripheral clock init tableStephen Warren
2016-03-29ARM: tegra210: set PLLE_PTS bit when enabling PLLEStephen Warren
2015-11-12ARM: tegra210: implement PLLE init procedure from TRMStephen Warren
2015-09-16ARM: tegra: clk_m is the architected timer source clockThierry Reding
2015-09-16ARM: tegra: Implement clk_mThierry Reding
2015-08-13tegra: Correct logic for reading pll_misc in clock_start_pll()Simon Glass
2015-08-05Tegra: PLL: use per-SoC pllinfo table instead of PLL_DIVM/N/P, etc.Tom Warren
2015-08-05Tegra: clocks: Add 38.4MHz OSC support for T210 useTom Warren
2015-07-28ARM: Tegra210: Add SoC code/include files for T210Tom Warren