summaryrefslogtreecommitdiff
path: root/arch/mips/mach-octeon/Makefile
AgeCommit message (Collapse)Author
2022-05-04mips: octeon: Makefile: Enable building of the newly added C filesStefan Roese
This patch adds the newly added C files to the Makefile to enable compilation. This is done in a separate step, to not introduce build breakage while adding the single files with potentially missing externals. Signed-off-by: Stefan Roese <[email protected]>
2021-04-23mips: octeon: Makefile: Enable building of the newly added C filesStefan Roese
This patch adds the newly added C files to the Makefile to enable compilation. This is done in a separate step, to not introduce build breakage while adding the single files with potentially missing externals. Signed-off-by: Stefan Roese <[email protected]>
2020-10-07mips: octeon: Add bootoctlinux commandAaron Williams
Octeon needs a platform specific cmd to boot the Linux kernel, as specific parameters need to be passed and special handling for the multiple cores (SMP) is needed. Co-developed-by: Stefan Roese <[email protected]> Signed-off-by: Aaron Williams <[email protected]> Signed-off-by: Stefan Roese <[email protected]> [use gd->ram_base instead of gd->bd->bi_memstart] Signed-off-by: Daniel Schwierzeck <[email protected]>
2020-10-07mips: octeon: Add bootmem supportAaron Williams
This is needed for Linux booting, as the memory infos need to be passed in this bootmem format to the Linux kernel. Signed-off-by: Aaron Williams <[email protected]> Signed-off-by: Stefan Roese <[email protected]>
2020-10-07mips: octeon: Add coremask supportAaron Williams
This patch adds the coremask handling functions. Signed-off-by: Aaron Williams <[email protected]> Signed-off-by: Stefan Roese <[email protected]>
2020-07-18mips: octeon: Initial minimal support for the Marvell Octeon SoCAaron Williams
This patch adds very basic support for the Octeon III SoCs. Only CFI parallel NOR flash and UART is supported for now. Please note that the basic Octeon port does not include the DDR3/4 initialization yet. This will be added in some follow-up patches later. To still use U-Boot on with this port, the L2 cache (4MiB on Octeon III CN73xx) is used as RAM. This way, U-Boot can boot to the prompt on such boards. Signed-off-by: Aaron Williams <[email protected]> Signed-off-by: Stefan Roese <[email protected]>