index
:
u-boot.git
dependabot/pip/doc/sphinx/pygments-2.20.0
dependabot/pip/doc/sphinx/requests-2.33.0
dependabot/pip/test/py/pytest-9.0.3
dependabot/pip/tools/patman/aiohttp-3.13.4
master
next
origin
u-boot-2009.11.y
u-boot-2013.01.y
u-boot-2016.09.y
u-boot-2023.07.y
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
riscv
/
lib
Age
Commit message (
Expand
)
Author
2022-09-29
dm: core: Drop ofnode_is_available()
Simon Glass
2022-09-29
treewide: Drop bootm_headers_t typedef
Simon Glass
2022-09-26
riscv: Introduce AVAILABLE_HARTS
Rick Chen
2022-09-26
spl: introduce SPL_XIP to config
Nikita Shubin
2022-07-26
zynqmp: Run board_get_usable_ram_top() only on main U-Boot
Ashok Reddy Soma
2022-07-26
arm: riscv: Remove additional ifdef from code guarded by CONFIG_IS_ENABLED
Michal Simek
2022-04-06
riscv: provide missing base extension functions
Heinrich Schuchardt
2022-03-10
event: Convert arch_cpu_init_dm() to use events
Simon Glass
2022-01-15
efi_loader: fix SectionAlignment, FileAlignment
Heinrich Schuchardt
2022-01-15
riscv: revert Complete efi header for RV32/64
Heinrich Schuchardt
2021-11-08
riscv: function to retrieve SBI implementation version
Heinrich Schuchardt
2021-10-13
fdtdec: Support reserved-memory flags
Thierry Reding
2021-10-13
fdtdec: Support compatible string list for reserved memory
Thierry Reding
2021-10-08
image: Drop IMAGE_ENABLE_OF_LIBFDT
Simon Glass
2021-10-07
sysreset: provide SBI based sysreset driver
Heinrich Schuchardt
2021-10-07
riscv: Fix setting no-map in reserved memory nodes
Samuel Holland
2021-09-23
lmb: riscv: Add arch_lmb_reserve()
Marek Vasut
2021-09-07
riscv: lib: implement enable_caches for sifive cache
Zong Li
2021-09-07
common: board_r: support enable_caches for RISC-V
Zong Li
2021-09-07
riscv: show code leading to exception
Heinrich Schuchardt
2021-08-14
efi_loader: add Linux magic to RISC-V crt0
Heinrich Schuchardt
2021-07-21
riscv: booti: do not force relocation if force_reloc is not set
Vitaly Wool
2021-06-17
riscv: andes_plic: Fix riscv_get_ipi() mask
Bin Meng
2021-05-19
riscv: Drop USE_SPL_FIT_GENERATOR
Bin Meng
2021-05-17
riscv: Fix memmove and optimise memcpy when misalign
Bin Meng
2021-05-17
riscv: Fix arch_fixup_fdt always failing without /chosen
Sean Anderson
2021-05-17
riscv: Split SiFive CLINT support between SPL and U-Boot proper
Bin Meng
2021-04-20
Add support for stack-protector
Joel Peshkin
2021-04-08
riscv: assembler versions of memcpy, memmove, memset
Heinrich Schuchardt
2021-04-08
riscv: simplify longjmp
Heinrich Schuchardt
2021-02-02
common: Drop asm/global_data.h from common header
Simon Glass
2021-01-05
Merge tag 'dm-pull-5jan21' of git://git.denx.de/u-boot-dm into next
Tom Rini
2021-01-05
dm: Rename DM_GET_DRIVER() to DM_DRIVER_GET()
Simon Glass
2020-12-14
riscv: Complete efi header for RV32/64
Leo Yu-Chi Liang
2020-12-14
riscv: Fix efi header size for RV32
Leo Yu-Chi Liang
2020-12-14
riscv: Fix efi header for RV32
Atish Patra
2020-12-14
riscv: reset after crash
Heinrich Schuchardt
2020-10-26
riscv: Move timer portions of SiFive CLINT to drivers/timer
Sean Anderson
2020-10-26
riscv: Move Andes PLMT driver to drivers/timer
Sean Anderson
2020-10-22
timer: Return count from timer_ops.get_count
Sean Anderson
2020-10-05
Merge branch 'next'
Tom Rini
2020-09-30
riscv: Ensure gp is NULL or points to valid data
Sean Anderson
2020-09-30
riscv: Use a valid bit to ignore already-pending IPIs
Sean Anderson
2020-09-30
riscv: Match memory barriers between send_ipi_many and handle_ipi
Sean Anderson
2020-09-30
riscv: Rework Sifive CLINT as UCLASS_TIMER driver
Sean Anderson
2020-09-30
riscv: Clean up initialization in Andes PLIC
Sean Anderson
2020-09-30
riscv: Rework Andes PLMT as a UCLASS_TIMER driver
Sean Anderson
2020-09-30
riscv: Rework riscv timer driver to only support S-mode
Sean Anderson
2020-09-28
riscv: restore global data pointer in trap handler
Heinrich Schuchardt
2020-09-22
fdtdec: optionally add property no-map to created reserved memory node
Etienne Carriere
[next]