summaryrefslogtreecommitdiff
path: root/board/phytec/phycore_imx8mp/spl.c
AgeCommit message (Expand)Author
10 daysimx8mp: phyboard-pollux-rdk: Convert to DM_PMICPeng Fan
2026-02-17treewide: Clean up DECLARE_GLOBAL_DATA_PTR usagePeng Fan
2025-01-20phycore-imx8mp: Enable CAAM in splLeonard Anderweit
2024-06-03board: phycore_imx8mp: enable setting 2GHz timings without RAM sizeBenjamin Hahn
2024-06-03board: phytec: phycore_imx8mp: Make RAM size configuration fixTeresa Remmet
2024-06-03board: phytec: phycore_imx8mp: Add support for different RAM sizesTeresa Remmet
2024-06-03board: phytec: phycore-imx8mp: spl: Fix syle issueTeresa Remmet
2024-05-20Restore patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet"Tom Rini
2024-05-19Revert "Merge patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet""Tom Rini
2024-05-07board: phytec: Remove <common.h> and add needed includesTom Rini
2024-03-11board: phycore_imx8mp: Use 2GHz RAM timings for PCL-070 from pcb_rev 1Benjamin Hahn
2023-10-16board: phytec: phycore_imx8mp: Add 4000MTS RAM timings based on PCB revTeresa Remmet
2023-10-16board: phytec: phycore-imx8mp: Add EEPROM detection initialisationTeresa Remmet
2022-06-14imx: phycore_imx8mm/p: clean up board watchdog codePeng Fan
2022-06-14imx: imx8m[m/p]_phycore: Enable DM_SERIALPeng Fan
2021-07-10board: phytec: phycore-imx8mp: Enable DVS1 controlTeresa Remmet
2021-07-10board: phytec: phycore_imx8mp: Set VDD_ARM to 0,95VTeresa Remmet
2021-07-10board: phytec: phycore_imx8mp: Change debug UARTTeresa Remmet
2021-04-08power: pca9450: add a new parameter for power_pca9450_initPeng Fan
2021-02-02common: Drop asm/global_data.h from common headerSimon Glass
2021-01-23board: phytec: imx8mp: Add PHYTEC phyCORE-i.MX8MP supportTeresa Remmet
generated by cgit v1.2.3 (git 2.25.1) at 2026-04-12 08:42:25 +0000