summaryrefslogtreecommitdiff
path: root/cpu/arm926ejs/at91/clock.c
AgeCommit message (Collapse)Author
2010-04-13arm: Move cpu/$CPU to arch/arm/cpu/$CPUPeter Tyser
Signed-off-by: Peter Tyser <[email protected]>
2010-04-03using AT91_PMC_MCKR_MDIV_ instead of LEGACY one in at91/clock.cAsen Dimov
Signed-off-by: Asen Dimov <[email protected]>
2010-03-07updates the at91 main_clock calculationJens Scharsig
* updates the conditional main_clock calculation (if AT91_MAIN_CLOCK defined) to c structure SoC access * add need register flags Signed-off-by: Jens Scharsig <[email protected]>
2010-03-07ARM change name of defines for AT91 arm926ejsAchim Ehrlich
Configuration defines should be preceeded with CONFIG_SYS_. Renamed some at91 specific defines to conform to this naming convention: AT91_CPU_NAME to CONFIG_SYS_AT91_CPU_NAME AT91_MAIN_CLOCK to CONFIG_SYS_AT91_MAIN_CLOCK Signed-off-by: Achim Ehrlich <[email protected]>
2010-02-12convert common files to new SoC accessJens Scharsig
* add's a warning to all files, which need update to new SoC access * convert common files in cpu/../at91 and a lot of drivers to use c stucture SoC access Signed-off-by: Jens Scharsig <[email protected]>
2009-07-12at91: Introduction of at91sam9g45 SOC.Sedji Gaouaou
AT91sam9g45 series is an ARM 926ej-s SOC family clocked at 400/133MHz. It embeds USB high speed host and device, LCD, DDR2 RAM, and a full set of peripherals. The first board that embeds at91sam9g45 chip is the AT91SAM9G45-EKES. On the board you can find 2 USART, USB high speed, a 480*272 LG lcd, ethernet, gpio/joystick/buttons. Signed-off-by: Sedji Gaouaou <[email protected]>
2009-05-01Update CHANGELOG; minor coding style cleanup.Wolfgang Denk
Signed-off-by: Wolfgang Denk <[email protected]>
2009-04-29at91: fixed plla calc when no USB support is activeDaniel Gorsulowski
Signed-off-by: Daniel Gorsulowski <[email protected]> Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <[email protected]>
2009-04-16at91sam9/at91cap: improve clock frameworkJean-Christophe PLAGNIOL-VILLARD
calculate dynamically the clock rate and pllb setting for usb Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <[email protected]>