| Age | Commit message (Collapse) | Author |
|
device tree for uboot arm support has already been enabled
in the master branch. This patch enable device tree support
for mx51/53 evk board for DT test.
Signed-off-by: Jason Liu <[email protected]>
|
|
Signed-off-by: Stefano Babic <[email protected]>
|
|
The config.mk file in board directory is now obsolete and
should be removed. Add option for the IMX image into
boards.cfg
Signed-off-by: Stefano Babic <[email protected]>
|
|
The previous patch makes u-boot use the full accessible size of ram as
the default boot mapped size if CONFIG_SYS_BOOTMAPSZ is not defined,
which means boot_relocate_fdt() can be changed to depend solely on
CONFIG_OF_LIBFDT.
Signed-off-by: Grant Likely <[email protected]>
|
|
Signed-off-by: Heiko Schocher <[email protected]>
Acked-by: Detlev Zundel <[email protected]>
|
|
Signed-off-by: Mike Frysinger <[email protected]>
|
|
Space is very tight on this board, so remove more extraneous commands.
Signed-off-by: Mike Frysinger <[email protected]>
|
|
Switch to the new common mmc_spi driver.
Signed-off-by: Mike Frysinger <[email protected]>
|
|
Use CONFIG_AUTOBOOT_KEYED on dlvision-10g so that booting can only be
stopped with well defined keypresses.
Signed-off-by: Dirk Eibach <[email protected]>
Signed-off-by: Stefan Roese <[email protected]>
|
|
Signed-off-by: Dirk Eibach <[email protected]>
Signed-off-by: Stefan Roese <[email protected]>
|
|
Signed-off-by: Dirk Eibach <[email protected]>
Signed-off-by: Stefan Roese <[email protected]>
|
|
Signed-off-by: Dirk Eibach <[email protected]>
Signed-off-by: Stefan Roese <[email protected]>
|
|
Signed-off-by: Dirk Eibach <[email protected]>
Signed-off-by: Stefan Roese <[email protected]>
|
|
The fsl_phy_enet_if enum was, essentially, the phy_interface_t enum.
This meant that drivers which used fsl_phy_enet_if to deal with
PHY interfaces would have to convert between the two (or we would have
to have them mirror each other, and deal with the ensuing maintenance
headache). Instead, we switch all clients of fsl_phy_enet_if over to
phy_interface_t, which should become the standard, anyway.
Signed-off-by: Andy Fleming <[email protected]>
Acked-by: Detlev Zundel <[email protected]>
|
|
Signed-off-by: Graeme Russ <[email protected]>
|
|
CONFIG_ENV_SIZE = CONFIG_ENV_SECT_SIZE = 128kB but CONFIG_SYS_STACK_SIZE
is only 32kB resulting in saveenv causing a stack overflow and crashing
U-Boot. Resolve by reducing CONFIG_ENV_SIZE to 4kB
Also fix up CONFIG_SYS_MALLOC_LEN to correctly use environment sector
size and add some comments to the memory organisation configuration
Signed-off-by: Graeme Russ <[email protected]>
|
|
Rename STANDALONE_LOAD_ADDR into CONFIG_STANDALONE_LOAD_ADDR
and allow that the architecture-specific default value gets
overwritten by defining the value in the board header file.
Signed-off-by: Wolfgang Denk <[email protected]>
Cc: Mike Frysinger <[email protected]>
Cc: Shinya Kuribayashi <[email protected]>
Cc: Daniel Hellstrom <[email protected]>
Cc: Tsi Chung Liew <[email protected]>
Cc: Nobuhiro Iwamatsu <[email protected]>
|
|
this board was cancelled long time ago so remove it as it won't
be maintained anymore
Signed-off-by: Eric B�nard <[email protected]>
|
|
This reads the DIP switch on mgcoge. The DIP switch is connected to
the BFTICU (0x40000089) FPGA. If the DIP switch is set the environment
variable 'actual_bank' is set to 0 and starts the SW in bank0.
Signed-off-by: Andreas Huber <[email protected]>
Signed-off-by: Holger Brunck <[email protected]>
|
|
|
|
PBL(pre-boot loader): SPI flash used as RCW(Reset Configuration Word) and
PBI(pre-boot initialization) source, CPC(CoreNet Platform Cache) used as
1M SRAM where PBL will copy whole U-BOOT image to, U-boot can boot from
CPC after PBL completes RCW and PBI phases.
Signed-off-by: Chunhe Lan <[email protected]>
Signed-off-by: Mingkai Hu <[email protected]>
Signed-off-by: Shaohui Xie <[email protected]>
Signed-off-by: Roy Zang <[email protected]>
Signed-off-by: Kumar Gala <[email protected]>
|
|
Set default configuration to have SDHC controller enabled,
AUDIO enabled(codec clock sources is 12MHz) and disable TDM.
Signed-off-by: Jiang Yutang <[email protected]>
Signed-off-by: Kumar Gala <[email protected]>
|
|
Make the support for ATI graphics cards mutually exclusive with DIU.
Signed-off-by: Jiang Yutang <[email protected]>
Signed-off-by: Kumar Gala <[email protected]>
|
|
We don't really ever use Video cards on corenet_ds style boards and its
bloating our image which is close the its max size. Drop support and
also kill some defines for non-PNP PCI which we never use.
Signed-off-by: Kumar Gala <[email protected]>
|
|
renaming 85xx define CONFIG_NAND_OR_PRELIM to CONFIG_SYS_NAND_OR_PRELIM
and CONFIG_NAND_BR_PRELIM to CONFIG_SYS_NAND_BR_PRELIM to use the more
appropriate CONFIG_SYS prefix as well as be consistent with 83xx.
Signed-off-by: Matthew McClintock <[email protected]>
cc: Scott Wood <[email protected]>
Signed-off-by: Kumar Gala <[email protected]>
|
|
U-Boot itself takes up more than 0x40000 bytes, so we can't use that
sector for the environment. Move it down a page.
Signed-off-by: Mike Frysinger <[email protected]>
|
|
Our monitor is always in RAM, so enable this define for the CFI layer.
Signed-off-by: Mike Frysinger <[email protected]>
|
|
Signed-off-by: Mike Frysinger <[email protected]>
|
|
This define isn't used anywhere anymore, so punt it.
Signed-off-by: Mike Frysinger <[email protected]>
|
|
Signed-off-by: Mike Frysinger <[email protected]>
|
|
Have CONFIG_ENV_ADDR be based on CONFIG_ENV_OFFSET rather than the other
way around so that we can use CONFIG_ENV_OFFSET during build. It also
avoids a little address duplication.
Signed-off-by: Mike Frysinger <[email protected]>
|
|
Fixes a build error due to new partial linking logic.
Signed-off-by: Mike Frysinger <[email protected]>
|
|
Signed-off-by: Chong Huang <[email protected]>
Signed-off-by: Haitao Zhang <[email protected]>
Signed-off-by: Mike Frysinger <[email protected]>
|
|
Info about the hardware can be found here:
http://www.dilnetpc.com/dnp0086.htm
Signed-off-by: Andreas Schallenberg <[email protected]>
Signed-off-by: Mike Frysinger <[email protected]>
|
|
This is a revert of 821ad16fa9900c as Wolfgang doesn't like the new code.
Signed-off-by: Mike Frysinger <[email protected]>
|
|
Conflicts:
drivers/usb/host/ehci-pci.c
Signed-off-by: Wolfgang Denk <[email protected]>
|
|
Clean up the macro defintions used to enable DIU (video) support on the
MPC8610HPCD and the MPC5121ADS so that they look more like the P1022DS,
which is newer. Add software cursor support to all three boards.
Also document the CONFIG_FSL_DIU_FB in the README.
Signed-off-by: Timur Tabi <[email protected]>
Acked-by: Anatolij Gustschin <[email protected]>
Signed-off-by: Kumar Gala <[email protected]>
|
|
We implement our own mmc_get_env_addr since the environment variables are
written to just after the u-boot image on SDCard, so we must read the MBR
to get the start address and code length of the u-boot image, then
calculate the address of the env.
Signed-off-by: Jerry Huang <[email protected]>
Signed-off-by: Zhao Chenhui <[email protected]>
Signed-off-by: Kumar Gala <[email protected]>
|
|
Signed-off-by: Jiang Yutang <[email protected]>
Signed-off-by: Kumar Gala <[email protected]>
|
|
MPC8572DS provides 2 USB ports with ULI1575. We enable USB storage
device support using PCI EHCI module.
Signed-off-by: Zhao Chenhui <[email protected]>
Signed-off-by: Kumar Gala <[email protected]>
|
|
Signed-off-by: Zhao Chenhui <[email protected]>
Signed-off-by: Kumar Gala <[email protected]>
|
|
Signed-off-by: Zhao Chenhui <[email protected]>
Signed-off-by: Kumar Gala <[email protected]>
|
|
Add support for 36-bit address map for NOR, SD, and SPI boot cfgs.
Signed-off-by: Poonam Aggrwal <[email protected]>
Signed-off-by: Priyanka Jain <[email protected]>
Signed-off-by: Kumar Gala <[email protected]>
|
|
PCA9557 is parallel I/O expansion device on I2C bus which stores various
board switch settings like NOR Flash-Bank selection, SD Data width.
On board:
switch SW5[6] is to select width for eSDHC
ON - 4-bit [Enable eSPI]
OFF - 8-bit [Disable eSPI]
switch SW4[8] is to select NOR Flash Bank for Booting
OFF - Primary Bank
ON - Secondary Bank
Read board switch settings on p1_p2_rdb and configure corresponding
eSDHC width.
Signed-off-by: Priyanka Jain <[email protected]>
Signed-off-by: Dipen Dudhat <[email protected]>
Signed-off-by: Kumar Gala <[email protected]>
|
|
Using DDR as RAMBOOT base instead of L2SRAM for SDCard and SPI Flash
boot loaders because:
- P1_P2_RDB boards have soldered DDR so no need for SPD
- Also P102x has 256K L2 cache size so becomes a limiting factor for
size of image that could be loaded in SRAM mode and would require three
stage boot loader (TPL).
Changes done:
1. CONFIG_SYS_TEXT_BASE to 0x11000000
2. CONFIG_RESET_VECTOR_ADDRESS to 0x1107fffc
Signed-off-by: Priyanka Jain <[email protected]>
Signed-off-by: Poonam Aggrwal <[email protected]>
Signed-off-by: Dipen Dudhat <[email protected]>
Signed-off-by: Kumar Gala <[email protected]>
|
|
Signed-off-by: Poonam Aggrwal <[email protected]>
Signed-off-by: Kumar Gala <[email protected]>
|
|
There are some differences between CoreNet (P2040, P3041, P5020, P4080)
and and non-CoreNet (P1017, P1023) based SoCs in what features exist and
the memory maps.
* Rename various immap defines to remove _CORENET_ if they are shared
* Added P1023/P1017 specific memory offsets
* Only setup LIODNs or LIODN related code on CORENET based SoCs
(features doesn't exist on P1023/P1017)
Signed-off-by: Haiying Wang <[email protected]>
Signed-off-by: Kumar Gala <[email protected]>
|
|
Move fsl_ddr_get_spd into common mpc8xxx/ddr/main.c as most boards
pretty much do the same thing. The only variations are in how many
controllers or DIMMs per controller exist. To make this work we
standardize on the names of the SPD_EEPROM_ADDRESS defines based on the
use case of the board.
We allow boards to override get_spd to either do board specific fixups
to the SPD data or deal with any unique behavior of how the SPD eeproms
are wired up.
Signed-off-by: Kumar Gala <[email protected]>
|
|
Move the include of mpc85xx/u-boot-nand.lds to utilize
CONFIG_SYS_LDSCRIPT rather than having an explicit config.mk
Signed-off-by: Kumar Gala <[email protected]>
|
|
Read MAC address from EEPROM. Add hwconfig settings.
Modified the default othbootargs to include the cache-sram-size
parameter. This parameter is needed as the L2 as SRAM is ON by
default in the P2020RDB kernel and used by the Gianfar driver.
Also cleanup some of the boot commands.
Signed-off-by: Li Yang <[email protected]>
Signed-off-by: Zhao Chenhui <[email protected]>
Signed-off-by: Kumar Gala <[email protected]>
|