| Age | Commit message (Collapse) | Author |
|---|
|
|
|
|
|
Signed-off-by: Markus Klotzb�cher <[email protected]>
Signed-off-by: Wolfgang Denk <[email protected]>
|
|
- 'pciconfighost' is set by default in order to be able to scan bridges
behind the primary host/PCIe
- 'pciscandelay' env variable is recognized to allow for user-controlled
delay before the PCIe bus enumeration; some peripheral devices require a
significant delay before they can be scanned (e.g. LSI8408E); without the
delay they are not detected
Signed-off-by: Grzegorz Bernacki <[email protected]>
|
|
- correct configuration space mapping
- correct bus numbering
- better access to config space
Prior to this patch, the 440SPe host/PCIe bridge was able to configure only the
first device on the first bus. We now allow to configure up to 16 buses;
also, scanning for devices behind the PCIe-PCIe bridge is supported, so
peripheral devices farther in hierarchy can be identified.
Signed-off-by: Grzegorz Bernacki <[email protected]>
|
|
This patch add support for the Trizeps IV module (520Mhz).
Signed-off-by: Stefano Babic <[email protected]>
|
|
|
|
|
|
Affects boards: icecube (lite5200), jupiter, motionpro, tqm5200
Tested on: lite5200b
Note: the fixup functions have not been moved to a common place. This
patch is targeted for immediate merging as in solves a build issue, but
the final name/location of the fixups is still subject to debate. I
propose to merge this now, and move the fixups in the next merge window
to be usable by all targets.
Signed-off-by: Grant Likely <[email protected]>
|
|
The RTC on the M1575 ULI chipset requires a dummy read before
we are able to talk to the RTC. We accomplish this by adding a
second memory region to the PHB the ULI is on and read from it.
The second region is added to maintain compatiabilty with Linux's
view of the PCI memory map.
Signed-off-by: Kumar Gala <[email protected]>
|
|
|
|
The 440EPx has a problem when the PCI_CACHE_LINE_SIZE register is
set to non-zero, because it doesn't support MRM (memory-read-
multiple) correctly. We now added the possibility to configure
this register in the board config file, so that the default value
of 8 can be overridden.
Here the details of this patch:
o drivers_pci_auto.c: introduce CFG_PCI_CACHE_LINE_SIZE to allow
board-specific settings. As an example the sequoia board requires 0.
Idea from Stefan Roese <[email protected]>.
o board/amcc/sequoia/init.S: add a TLB mapping at 0xE8000000 for the
PCI IO-space. Obtained from Stefan Roese <[email protected]>.
o include/configs/sequoia.h: turn CONFIG_PCI_PNP back on and set
CFG_PCI_CACHE_LINE_SIZE to 0.
Signed-off-by: Gary Jennejohn <[email protected]>
Signed-off-by: Stefan Roese <[email protected]>
|
|
Signed-off-by: Hans-Christian Egtvedt <[email protected]>
Signed-off-by: Haavard Skinnemoen <[email protected]>
|
|
Signed-off-by: Hans-Christian Egtvedt <[email protected]>
Signed-off-by: Haavard Skinnemoen <[email protected]>
|
|
The Linux PCF8563 RTC driver doesn't do autoprobing, so we need
to supply the RTC I2C address as bootline parameter. This patch
adds support for this rtc probing parameter to the bootargs:
"rtc-pcf8563.probe=0,0x51"
Signed-off-by: Stefan Roese <[email protected]>
|
|
|
|
this had slipped through the cracks, since the sbc board was added
after I wrote the original patch to remove all these symbols, and
before it was merged.
Signed-off-by: Kim Phillips <[email protected]>
|
|
..because it caused compiler errors and there seems to be no
board maintainer to take care of this.
Signed-off-by: Wolfgang Denk <[email protected]>
|
|
Restore CONFIG_EXTRA_ENV_SETTINGS definition which contains the
correct consoledev needed for linux boot.
Standardize on fdt{file,addr} var to hold dtb file name.
Set PCI inbound memory region from CFG_MEMORY_{BUS,PHYS}.
Signed-off-by: Ed Swarthout <[email protected]>
|
|
The L2 cache size is 512KB for 8568, print out the correct informaiton.
Signed-off-by: Haiying Wang <[email protected]>
|
|
if a board/$(VENDOR)/common/Makefile exists, build it.
also add the first such case, board/freescale/common/Makefile, to
handle building board-shared EEPROM, PIXIS, and MDS-PIB code, as
dictated by board configuration.
thusly get rid of alternate build dir errors such as:
FATAL: can't create /work/wd/tmp/u-boot-ppc/board/freescale/mpc8360emds/../common/pq-mds-pib.o: No such file or directory
by putting the common/ mkdir command in its proper place (the common
Makefile). Common bits from existing individual board Makefiles have
been removed.
Signed-off-by: Kim Phillips <[email protected]>
|
|
and make some minor corrections to the FDT part of the README.
Signed-off-by: Kim Phillips <[email protected]>
|
|
|
|
Signed-off-by: Heiko Schocher <[email protected]>
|
|
define there own I/O functions.
(Needed for the pcs440ep board).
- The default I/O Functions are again 8 Bit accesses.
- Added CONFIG_CMD_IDE for the pcs440ep Board.
Signed-off-by: Heiko Schocher <[email protected]>
|
|
Since this RTC POST test is taking quite a while to complete
it's only initiated upon special keypress same as the complete
memory POST.
Signed-off-by: Stefan Roese <[email protected]>
|
|
Signed-off-by: Stefan Roese <[email protected]>
|
|
This patch adds support for the 2nd EEPROM (AT24C128) on the lwmon5
board. Now the "eeprom" command can be used to read/write from/to this
device. Additionally a new command was added "eepromwp" to en-/disable
the write-protect of this 2nd EEPROM.
The 1st EEPROM is not affected by this write-protect command.
Signed-off-by: Stefan Roese <[email protected]>
|
|
Signed-off-by: Stefan Roese <[email protected]>
|
|
|
|
This patch adds support for the matrix keyboard on the lwmon5 board.
Since the implementation in the dsPCI is kind of compatible with the
"old" lwmon board, most of the code is copied from the lwmon
board directory.
Signed-off-by: Stefan Roese <[email protected]>
|
|
|
|
|
|
|
|
|
|
platforms wishing to display RAM diagnostics in addition to size,
can do so, on one line, in their own board_add_ram_info()
implementation.
this consequently eliminates CONFIG_ADD_RAM_INFO.
Thanks to Stefan for the hint.
Signed-off-by: Kim Phillips <[email protected]>
|
|
Signed-off-by: Stefan Roese <[email protected]>
|
|
Signed-off-by: Stefan Roese <[email protected]>
|
|
Signed-off-by: TsiChungLiew <[email protected]>
|
|
add board_add_ram_info, to make memory diagnostic output more
consistent. u-boot banner output now looks like:
DRAM: 256 MB (DDR1, 64-bit, ECC on)
and for boards with SDRAM on the local bus, a line such as this is
added:
SDRAM: 64 MB (local bus)
also replaced some magic numbers with their equivalent define names.
Signed-off-by: Kim Phillips <[email protected]>
|
|
The patch split the PIB init code from pci.c to a single file board/freescale/common/pq-mds-pib.c
And add Qoc3 ATM card support for MPC8360EMDS and MPC832XEMDS board.
Signed-off-by Tony Li <[email protected]>
|
|
Signed-off-by: TsiChungLiew <[email protected]>
|
|
Signed-off-by: TsiChungLiew <[email protected]>
|
|
Signed-off-by: TsiChungLiew <[email protected]>
|
|
Signed-off-by: TsiChungLiew <[email protected]>
|
|
Signed-off-by: TsiChungLiew <[email protected]>
|
|
Signed-off-by: TsiChungLiew <[email protected]>
|
|
Signed-off-by: TsiChungLiew <[email protected]>
|
|
Signed-off-by: TsiChungLiew <[email protected]>
|
|
Signed-off-by: TsiChungLiew <[email protected]>
|
