| Age | Commit message (Collapse) | Author |
|
As part of bringing the master branch back in to next, we need to allow
for all of these changes to exist here.
Reported-by: Jonas Karlman <[email protected]>
Signed-off-by: Tom Rini <[email protected]>
|
|
When bringing in the series 'arm: dts: am62-beagleplay: Fix Beagleplay
Ethernet"' I failed to notice that b4 noticed it was based on next and
so took that as the base commit and merged that part of next to master.
This reverts commit c8ffd1356d42223cbb8c86280a083cc3c93e6426, reversing
changes made to 2ee6f3a5f7550de3599faef9704e166e5dcace35.
Reported-by: Jonas Karlman <[email protected]>
Signed-off-by: Tom Rini <[email protected]>
|
|
Remove <common.h> from all powerpc architecture files and when needed add
missing include files directly. This typically involves using
<asm/u-boot.h> instead due to the difficult nested structure of the
PowerPC includes themselves.
Signed-off-by: Tom Rini <[email protected]>
|
|
When U-Boot started using SPDX tags we were among the early adopters and
there weren't a lot of other examples to borrow from. So we picked the
area of the file that usually had a full license text and replaced it
with an appropriate SPDX-License-Identifier: entry. Since then, the
Linux Kernel has adopted SPDX tags and they place it as the very first
line in a file (except where shebangs are used, then it's second line)
and with slightly different comment styles than us.
In part due to community overlap, in part due to better tag visibility
and in part for other minor reasons, switch over to that style.
This commit changes all instances where we have a single declared
license in the tag as both the before and after are identical in tag
contents. There's also a few places where I found we did not have a tag
and have introduced one.
Signed-off-by: Tom Rini <[email protected]>
|
|
Upon further review, not all code authors are in favour of this change.
This reverts commit ee3556bcafbb05e59aabdc31368984e76acaabc4.
Signed-off-by: Tom Rini <[email protected]>
|
|
To make this driver easier to be reused, dual-license DDR driver.
Signed-off-by: York Sun <[email protected]>
CC: Simon Glass <[email protected]>
CC: Tom Rini <[email protected]>
CC: Heinrich Schuchardt <[email protected]>
CC: Thomas Schaefer <[email protected]>
CC: Masahiro Yamada <[email protected]>
CC: Robert P. J. Day <[email protected]>
CC: Alexander Merkle <[email protected]>
CC: Joakim Tjernlund <[email protected]>
CC: Curt Brune <[email protected]>
CC: Valentin Longchamp <[email protected]>
CC: Wolfgang Denk <[email protected]>
CC: Anatolij Gustschin <[email protected]>
CC: Ira W. Snyder <[email protected]>
CC: Marek Vasut <[email protected]>
CC: Kyle Moffett <[email protected]>
CC: Sebastien Carlier <[email protected]>
CC: Stefan Roese <[email protected]>
CC: Peter Tyser <[email protected]>
CC: Paul Gortmaker <[email protected]>
CC: Peter Tyser <[email protected]>
CC: Jean-Christophe PLAGNIOL-VILLARD <[email protected]>
|
|
CoreLink Cache Coherent Interconnect (CCI) provides full cache
coherency between two clusters of multi-core CPUs and I/O coherency
for devices and I/O masters.
This patch add new config option SYS_FSL_HAS_CCI400 and moves
existing register space definaton of CCI-400 bus to fsl_immap to be
shared. CONFIG_SYS_CCI400_ADDR is replaced with SYS_CCI400_OFFSET
in Kconfig.
Signed-off-by: Ashish Kumar <[email protected]>
Signed-off-by: Prabhakar Kushwaha <[email protected]>
[YS: revised commit message, squashed patches for armv8 and armv7]
Reviewed-by: York Sun <[email protected]>
|
|
32 more debug registers are added for newer DDR controllers.
Signed-off-by: York Sun <[email protected]>
Signed-off-by: Shengzhou Liu <[email protected]>
|
|
This register is reserved and shouldn't have been exposed.
Accessing it may have unexpected result on different SoCs.
Signed-off-by: York Sun <[email protected]>
|
|
Mostly reusing DDR3 driver, this patch adds DDR4 SPD handling, register
calculation and programming.
Signed-off-by: York Sun <[email protected]>
|
|
Fix ccsr_ddr structure to avoid using typedef. Combine DDR2 and DDR3
structure for 83xx, 85xx and 86xx.
Signed-off-by: York Sun <[email protected]>
|