blob: f9b0a0aca2191b81968d494ac88a7f35daa46e46 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
|
// SPDX-License-Identifier: GPL-2.0+
/*
* (C) Copyright 2013 - 2014 Xilinx, Inc
*
* Michal Simek <[email protected]>
*/
#include <command.h>
#include <image.h>
#include <log.h>
#include <spl.h>
#include <asm/io.h>
#include <linux/stringify.h>
void board_boot_order(u32 *spl_boot_list)
{
u32 i = 0;
if (CONFIG_IS_ENABLED(NOR_SUPPORT))
spl_boot_list[i++] = BOOT_DEVICE_NOR;
if (CONFIG_IS_ENABLED(SPI_FLASH_SUPPORT))
spl_boot_list[i++] = BOOT_DEVICE_SPI;
if (CONFIG_IS_ENABLED(RAM_SUPPORT))
spl_boot_list[i++] = BOOT_DEVICE_RAM;
}
/* Board initialization after bss clearance */
void spl_board_init(void)
{
/* enable console uart printing */
preloader_console_init();
}
#ifdef CONFIG_SPL_OS_BOOT
void __noreturn jump_to_image_linux(struct spl_image_info *spl_image)
{
debug("Entering kernel arg pointer: 0x%p\n", spl_image->arg);
typedef void (*image_entry_arg_t)(char *, ulong, ulong)
__attribute__ ((noreturn));
image_entry_arg_t image_entry =
(image_entry_arg_t)spl_image->entry_point;
image_entry(NULL, 0, (ulong)spl_image->arg);
}
int spl_start_uboot(void)
{
return 0;
}
#endif /* CONFIG_SPL_OS_BOOT */
int do_reset(struct cmd_tbl *cmdtp, int flag, int argc, char *const argv[])
{
__asm__ __volatile__ (
"mts rmsr, r0;" \
"brai " __stringify(CONFIG_XILINX_MICROBLAZE0_VECTOR_BASE_ADDR));
return 0;
}
|
