blob: 3bd5ac20ae1bdf4f41296c17901816ce8077127a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
|
/* SPDX-License-Identifier: GPL-2.0+ */
/*
* common reset-controller functions for B&R boards
*
* Copyright (C) 2019 Hannes Schmelzer <[email protected]>
* B&R Industrial Automation GmbH - http://www.br-automation.com/ *
*/
#ifndef __CONFIG_BRRESETC_H__
#define __CONFIG_BRRESETC_H__
int br_resetc_regget(u8 reg, u8 *dst);
int br_resetc_regset(u8 reg, u8 val);
int br_resetc_bmode(void);
int br_resetc_bmode_get(unsigned int *bmode);
/* reset controller register defines */
#define RSTCTRL_CTRLREG 0x01
#define RSTCTRL_SCRATCHREG0 0x04
#define RSTCTRL_ENHSTATUS 0x07
#define RSTCTRL_SCRATCHREG1 0x08
#define RSTCTRL_RSTCAUSE 0x00
#define RSTCTRL_ERSTCAUSE 0x09
#define RSTCTRL_SPECGPIO_I 0x0A
#define RSTCTRL_SPECGPIO_O 0x0B
#endif /* __CONFIG_BRRESETC_H__ */
|
