summaryrefslogtreecommitdiff
path: root/board/phytec/phycore_imx8mm/lpddr4_timing.h
blob: 340fefe01c35eef0897e55bcfd254c28f2a0722b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Copyright (C) 2025 PHYTEC Messtechnik GmbH
 */

#ifndef __LPDDR4_TIMING_H__
#define __LPDDR4_TIMING_H__

void set_dram_timings_1gb(void);
void set_dram_timings_4gb(void);
void set_dram_timings_rev7(void);

#endif /* __LPDDR4_TIMING_H__ */