drivers/clk/exynos/clk-pll.h


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31

/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright (C) 2016 Samsung Electronics
 * Copyright (C) 2023 Linaro Ltd.
 *
 * Authors:
 *   Thomas Abraham <[email protected]>
 *   Sam Protsenko <[email protected]>
 *
 * Common Clock Framework support for all PLL's in Samsung platforms.
 */

#ifndef __EXYNOS_CLK_PLL_H
#define __EXYNOS_CLK_PLL_H

#include <linux/clk-provider.h>

struct samsung_pll_clock;

enum samsung_pll_type {
	pll_0822x,
	pll_0831x,
	pll_1417x,
};

void samsung_clk_register_pll(struct udevice *dev, void __iomem *base,
			      unsigned int cmu_id,
			      const struct samsung_pll_clock *clk_list,
			      unsigned int nr_clk);

#endif /* __EXYNOS_CLK_PLL_H */